Intel C602-J Chipset Overvew - Intel MFSYS25V2 Specification

Technical product specification
Hide thumbs Also See for MFSYS25V2:
Table of Contents

Advertisement

Functional Architecture
3.4.4.4
Mirrored Channel Mode
In Mirrored Channel Mode, the memory contents are mirrored between Channel 0 and Channel 2
and also between Channel 1 and Channel 3. As a result of the mirroring, the total physical
memory available to the system is half of what is populated. Mirrored Channel Mode requires
that Channel 0 and Channel 2, and Channel 1 and Channel 3 must be populated identically with
regards to size and organization. DIMM slot populations within a channel do not have to be
identical but the same DIMM slot location across Channel 0 and Channel 2 and across Channel
1 and Channel 3 must be populated the same.
3.4.4.5
Lockstep Channel Mode
In Lockstep Channel Mode, each memory access is a 128-bit data access that spans Channel 0
and Channel 1, and Channel 2 and Channel 3. Lockstep Channel mode is the only RAS mode
that allows SDDC for x8 devices. Lockstep Channel Mode requires that Channel 0 and Channel
1, and Channel 2 and Channel 3 must be populated identically with regards to size and
organization. DIMM slot populations within a channel do not have to be identical but the same
DIMM slot location across Channel 0 and Channel 1 and across Channel 2 and Channel 3 must
be populated the same.
3.5
Intel
C602-J Chipset Overvew
®
®
The Intel
C602-J chipset in the Intel
between various I/O components and Intel
following core platform functions:
Digital Media Interface (DMI)
PCI Express* Interface
Serial ATA (SATA) Controller
Serial Attached SCSI (SAS)/SATA Controller
AHCI
Rapid Storage Technology
PCI Interface
Low Pin Count (LPC) Interface
Serial Peripheral Interface (SPI)
Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)
Advanced Programmable Interrupt Controller (APIC)
Universal Serial Bus (USB) Controllers
Gigabit Ethernet Controller
RTC
GPIO
Enhanced Power Management
®
Intel
Active Management Technology (Intel
Manageability
System Management Bus (SMBus* 2.0)
Integrated NVSRAM controller
Virtualization Technology for Directed I/O (Intel
20
®
Compute Module MFS2600KI provide a connection point
®
Xeon E5-2600 processors, which includes the
®
AMT)
®
VT-d)
Intel order number: G51989-002
Intel
Compute Module MFS2600KI TPS
®
Revision 1.0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mfsys35Compute module mfs2600ki

Table of Contents