Table of Contents
Advertisement
Watchdog Configuration
5 Watchdog Configuration
This section provides the basic overview of the I2C based Q&A watchdog algorithm implemented on the EVM.
Please refer LP87725-Q1 device data sheet for more detailed information about device watchdog functionality.
The watchdog requires specific answers from the host MCU in specific time intervals to detect correct operation
of the MCU. On the EVM, MSP432 MCU is used as a host MCU.
During operation, the device provides a question for the MCU and the MCU calculates the required 32-bit
answer. This answer is split into four answer bytes: Answer-3, Answer-2, Answer-1 and Answer-0. The MCU
writes these answer bytes one byte at a time into WD_ANSWER[7:0] from the I2C.
A good event occurs when the MCU sends the correct answer-bytes calculated for the current question in the
correct watchdog window and in the correct sequence. This sequence is visualized in
A bad event occurs when one of the events that follows occur:
•
The MCU sends the correct answer-bytes, but not in the correct watchdog window.
•
The MCU sends incorrect answer-bytes.
•
The MCU returns correct answer-bytes, but in the incorrect sequence.
Three correct answer-bytes must be provided in Window-1 and
in the correct order:
Answer-3
x
Answer-2
x
Answer-1
x
After the Window-1 time elapses, Window 2 begins.
The MCU needs to write the answer-bytes to the WD_ANSWER[7:0] bits.
Question
(1)
MCU reads question
Write to
Read bits WD_
WD_ANSWER[7:0]
QUESTION[3:0]
I2C2 / SPI
-> Answer-3
Commands
NCS Pin (for
SPI only)
In GUI, there are two sections in configuration tab for watchdog configurability.
watchdog validation section in GUI, where the delays between the WD Answers can be configured and
watchdog status for different interrupts and errors can be observed. And if required status can be cleared
through clear buttons available next to the each status. In the other watchdog configuration section, watchdog
can be enabled or disabled along with other watchdog configurable parameters as shown in
further information on watchdog configuration, refer to the data sheet of LP87725-Q1 for watchdog section.
10
LP87725Q1EVM Evaluation Module
Window-1
t = t
WINDOW-1
(2)
MCU provides answer
Write to
WD_ANSWER[7:0]
WD_ANSWER[7:0]
-> Answer-2
Q&A [n]
Watchdog Sequence
Figure 5-1. Watchdog Sequence in Q&A Mode
Copyright © 2023 Texas Instruments Incorporated
Window-2
t = t
The fourth answer-byte, Answer-0, must be provided
in Window-2.
After the MCU writes the fourth Answer-0 to
WD_ANSWER[7:0], the Watchdog generates the
next question within 1 Internal System Clock Cycle,
after which the next Watchdog Sequence
(Q&A [n + 1]) begins
Answer
Write to
-> Answer-1
1 Internal System Clock Cycle
to Generate a new question for the next watchdog
Figure 5-2
www.ti.com
Figure 5-1
WINDOW-2
Write to
WD_ANSWER[7:0]
-> Answer-0
sequence Q&A [n + 1]
Q&A [n + 1]
illustrates the
Figure 5-3
. For
SNVU851 – NOVEMBER 2023
Submit Document Feedback
Advertisement
Table of Contents
