Texas Instruments LP876242-Q1 User Manual

www.ti.com
User's Guide
LP876242-Q1 Evaluation Module
The LP876242-Q1 Evaluation Module (EVM) highlights the performance and flexibility of the LP876242-Q1
power management integrated circuit (PMIC) for xWR radar applications. Use this document in conjunction with
the Scalable PMIC's GUI User's Guide
AWR and IWR MMICs SNVSC07.
1 Introduction.............................................................................................................................................................................3
2 Getting Started........................................................................................................................................................................3
2.1 The GUI Tool......................................................................................................................................................................
3 EVM Details.............................................................................................................................................................................
3.1 Terminal Blocks..................................................................................................................................................................
3.2 Test Point Descriptions.......................................................................................................................................................4
3.3 Configuration Headers.......................................................................................................................................................
3.4 Connectors.........................................................................................................................................................................6
3.5 DIP Switches......................................................................................................................................................................7
3.6 EVM Control and GPIO......................................................................................................................................................8
4 Customization.........................................................................................................................................................................
4.1 Changing the Communication
5 Schematic, Layout, and Bill of Materials............................................................................................................................
6 Additional Resources...........................................................................................................................................................23
7 Revision History...................................................................................................................................................................
Figure 2-1. EVM Top View...........................................................................................................................................................
Figure 3-1. EVM Header J18.......................................................................................................................................................
Figure 3-2. EVM Bottom Side......................................................................................................................................................
Figure 4-1. Interface Settings for I
Figure 5-1. Main Schematic Page.............................................................................................................................................
Figure 5-2. MCU Schematic Page.............................................................................................................................................
Figure 5-3. Layout Top, Layer
Figure 5-4. Layout Ground, Layer
Figure 5-5. Layout Signal, Layer
Figure 5-6. Layout Signal, Layer
Figure 5-7. Layout Ground, Layer
Figure 5-8. Layout Bottom, Layer 6...........................................................................................................................................
Table 3-1. Terminal Blocks...........................................................................................................................................................4
Table 3-2. Test Point Descriptions...............................................................................................................................................
Table 3-3. Header J18 Description..............................................................................................................................................
Table 3-4. Header J33 VIO Voltage Select..................................................................................................................................
Table 3-5. Header J24, 3.3V/5V,
Table 3-6. DC Block.....................................................................................................................................................................
Table 3-7. DIP Switches...............................................................................................................................................................8
SLVUC20A - MARCH 2021 - REVISED AUGUST 2022
Submit Document Feedback
ABSTRACT
SLVUBT8 and the LP876242-Q1 Four 8.8-MHz Buck Converters for
Caution Caution Hot surface.
Contact may cause burns.
Do not touch!

Table of Contents

Interface.............................................................................................................................9
List of Figures
2
C Communication.................................................................................................................
1.................................................................................................................................................12
2...........................................................................................................................................13
3.............................................................................................................................................14
4.............................................................................................................................................15
5...........................................................................................................................................16
List of Tables
GPIO2/I2C/SPI.........................................................................................................................6
Copyright © 2022 Texas Instruments Incorporated
Table of Contents
LP876242-Q1 Evaluation Module
4
4
4
4
9
10
23
3
5
7
9
10
11
17
4
5
6
7
1