Table of Contents
Advertisement
3.11.3 16-bit separated asynchronous bus (HSEL = High)
If the HSEL input pin is high at hardware reset, the 16-bit separated asynchronous bus is selected as the bus
interface.
(1) Endian
The microprocessor bus is set to little endian as the default condition after reset. To connect a microprocessor
with a big endian interface, set the BL bit of the mode register to "1" to access in 32-bit units and with big endian
interface, though the default condition can be used as is.
The µ PD98410 controls access by using A1 (address).
(a) Little endian access (BL = "0")
(b) Big endian access (BL = "1")
CHAPTER 3 FUNCTIONAL OUTLINE
Address
Data
A1
D [15:0]
0
bit [15:0]
1
bit [31:16]
Address
Data
A1
D [15:0]
0
bit [31:16]
1
bit [15:0]
115
Advertisement
Table of Contents
