Part 6: Clock Configuration - Alinx ACU4EV User Manual

MMC_DAT5
MMC_DAT6
MMC_DAT7
MMC_CMD
MMC_CCLK
MMC_RSTN

Part 6: Clock Configuration

The core board provides reference clock and RTC real-time clock for PS
system and PL logic respectively, so that PS system and PL logic can work
independently. The schematic diagram of the clock circuit design is shown in
Figure 6-1:
PS System RTC Real Time Clock
The passive crystal Y2 on the core board provides a 32.768KHz real-time
clock source for the PS system. The crystal is connected to the PS_PADI_503
and PS_PADO_503 pins of BANK503 of the ZYNQ chip. The schematic
diagram is shown in Figure 6-2:
17 / 30
ZYNQ Ultrascale + FPGA Core Board ACU4EV User Manual
Figure 6-1: Core Board Clock Source
Amazon Store:
Sales Email:
PS_MIO18_500
PS_MIO19_500
PS_MIO20_500
PS_MIO21_500
PS_MIO22_500
PS_MIO23_500
https://www.amazon.com/alinx
rachel.zhou@aithtech.com
AC19
AE19
AD19
AC21
AB20
AB18