Table of Contents
Advertisement
IENR2—Interrupt enable register 2
Bit
7
IENDT
Initial value
0
Read/Write
R/W
Timer G interrupt enable
0 Disables timer G interrupt requests
1 Enables timer G interrupt requests
A/D converter interrupt enable
0 Disables A/D converter interrupt requests
1 Enables A/D converter interrupt requests
Direct transition interrupt enable
0 Disables direct transition interrupt requests
1 Enables direct transition interrupt requests
442
6
5
IENAD
—
0
0
R/W
R/W
Timer C interrupt enable
0 Disables timer C interrupt requests
1 Enables timer C interrupt requests
Timer FL interrupt enable
0 Disables timer FL interrupt requests
1 Enables timer FL interrupt requests
Timer FH interrupt enable
0 Disables timer FH interrupt requests
1 Enables timer FH interrupt requests
H'F4
4
3
IENTG
IENTFH
IENTFL
0
0
R/W
R/W
Asynchronous event counter interrupt enable
0 Disables asynchronous event counter
interrupt requests
1 Enables asynchronous event counter
interrupt requests
System control
2
1
IENTC
IENEC
0
0
R/W
R/W
R/W
0
0
Advertisement
Table of Contents
