Table of Contents
Advertisement
Figure No.
13-7
Voltages and Phases of Common and Segment Signals ..............................................................................259
13-8
Three-Time Slot LCD Display Pattern and Electrode Connections................................................................260
13-9
Example of Connecting Three-Time Slot LCD Panel.....................................................................................261
13-10
Three-Time Slot LCD Drive Waveform Examples .........................................................................................262
13-11
Four-Time Slot LCD Display Pattern and Electrode Connections..................................................................263
13-12
Example of Connecting Four-Time Slot LCD Panel.......................................................................................264
13-13
Four-Time Slot LCD Drive Waveform Examples ...........................................................................................265
13-14
Example of Connecting Pins for LCD Driver..................................................................................................266
14-1
Basic Configuration of Interrupt Function ......................................................................................................269
14-2
Format of Interrupt Request Flag Registers ..................................................................................................271
14-3
Format of Interrupt Mask Flag Registers .......................................................................................................272
14-4
Format of External Interrupt Mode Register 0 ...............................................................................................273
14-5
Format of External Interrupt Mode Register 1 ...............................................................................................274
14-6
Configuration of Program Status Word..........................................................................................................274
14-7
Format of Key Return Mode Register 00 .......................................................................................................275
14-8
Block Diagram of Falling Edge Detector........................................................................................................275
14-9
Flow from Generation of Non-Maskable Interrupt Request to Acknowledgment ...........................................277
14-10
Timing of Non-Maskable Interrupt Request Acknowledgment .......................................................................277
14-11
Non-Maskable Interrupt Request Acknowledgment.......................................................................................277
14-12
Interrupt Request Acknowledgment Program Algorithm................................................................................278
14-13
Interrupt Request Acknowledgment Timing (Example: MOV A, r) .................................................................279
14-14
Interrupt Request Acknowledgment Timing (When Interrupt Request Flag Is Generated in Final
Clock Under Execution).................................................................................................................................279
14-15
Example of Multiple Interrupts .......................................................................................................................280
15-1
Format of Oscillation Stabilization Time Select Register ...............................................................................283
15-2
Releasing HALT Mode by Interrupt ...............................................................................................................285
15-3
Releasing HALT Mode by RESET Input........................................................................................................286
15-4
Releasing STOP Mode by Interrupt...............................................................................................................288
15-5
Releasing STOP Mode by RESET Input .......................................................................................................289
16-1
Block Diagram of Reset Function ..................................................................................................................290
16-2
Reset Timing by RESET Input.......................................................................................................................291
16-3
Reset Timing by Overflow in Watchdog Timer ..............................................................................................291
16-4
Reset Timing by RESET Input in STOP Mode ..............................................................................................291
LIST OF FIGURES (5/6)
Title
User's Manual U15075EJ2V1UD
Page
21
Advertisement
Table of Contents
