Operation Timing Of Memory Expansion Mode And Microprocessor Mode (5 V) - Renesas M3062PT-EPB User Manual

5.2 Operation Timing of Memory Expansion Mode and Microprocessor Mode (5 V)

(1) Separate Bus Timing
Table 5.2 and Figure 5.1 show the bus timing in memory expansion mode and microprocessor mode.
Table 5.2 Memory expansion mode and microprocessor mode (3-wait, accessing external area)
td(BCLK-AD)
th(BCLK-AD)
th(RD-AD)
th(WR-AD)
td(BCLK-CS)
th(BCLK-CS)
td(BCLK-ALE)
th(BCLK-ALE)
td(BCLK-RD)
th(BCLK-RD)
td(BCLK-WR)
th(BCLK-WR)
td(BCLK-DB)
th(BCLK-DB)
td(DB-WR)
th(WR-DB)
*1 Calculated by the following formula according to the frequency of BCLK.
n
(
*2 Calculated by the following formula according to the frequency of BCLK.
Symbol
Address output delay time
Address output hold time (BCLK standard)
Address output hold time (RD standard)
Address output hold time (WR standard)
Chip-select output delay time
Chip-select output hold time (BCLK standard)
ALE signal output delay time
ALE signal output hold time
RD signal output delay time
RD signal output hold time
WR signal output delay time
WR signal output hold time
Data output delay time (BCLK standard)
Data output hold time (BCLK standard)
Data output delay time (WR standard)
Data output hold time (WR standard)
- 0.5)x10 9
-40 [ns]
f (BCLK)
9
0.5x10
[ns]
f (BCLK)
Item
n: "3" for 3-wait
( 53 / 80 )
Vcc1 = Vcc2 = 5 V
Actual MCU
This product
[ns]
[ns]
Min. Max. Min.
25
4
See left
0
See left
(*2)
See left
25
4
See left
25
-4
See left
25
0
See left
25
0
See left
40
4
See left
(*1)
See left
(*2)
See left
Max.
See left
See left
See left
See left
See left
See left