Table of Contents
Advertisement
5.3 Operation Timing in Memory Expansion Mode and Microprocessor Mode
As there are a flexible cable and other devices between this product and the target system, I/O timing
will differ from that of the actual MCU. Use the following as a reference when using the emulation pod.
(1) Timing Requirements
Tables 5.2 and 5.3 list the timing requirements.
Table 5.2 Timing requirements (VCC = 5 V)
tsu (DB-BCLK)
tsu (RDY-BCLK)
tsu (HOLD-BCLK)
th (RD-DB)
th (CAS-DB)
th (BCLK-RDY)
th (BCLK-HOLD)
td (BCLK-HLDA)
Table 5.3 Timing requirements (VCC = 3 V)
tsu (DB-BCLK)
tsu (RDY-BCLK)
tsu (HOLD-BCLK)
th (RD-DB)
th (CAS-DB)
th (BCLK-RDY)
th (BCLK-HOLD)
td (BCLK-HLDA)
5.4 Electrical Characteristics
Table 5.4 shows IC electrical characteristics of the user interface. Use this as a reference when using
the emulator.
Table 5.4 Electrical characteristics of port P10 (TC74HC4066)
Symbol
V
(1) The output signal (address, RD*, WR*, etc.) of the evaluation MCU mounted on this product
is output delayed by about 4 ns.
(2) It takes longer time to setup the data than actual MCU by approx. 8 ns.
Symbol
Data input setup time
RDY* input setup time
HOLD* input setup time
Data input hold time
Data input hold time
RDY* input hold time
HOLD* input hold time
HLDA* output delay time
Symbol
Data input setup time
RDY* input setup time
HOLD* input setup time
Data input hold time
Data input hold time
RDY* input hold time
HOLD* input hold time
HLDA* output delay time
Parameter
High level control input voltage
IHC
V
Low level control input voltage
ILC
I
Input current
IN
Item
Item
Measuring condition
Vcc
2.0
4.5
2.0
4.5
12.0
( 59 / 74 )
Actual MCU This product
Min.
Max.
Min.
Max.
26
34
26
34
30
38
0
0
0
0
0
0
0
0
25
25
Actual MCU This product
Min.
Max.
Min.
Max.
40
48
60
68
80
88
0
0
0
0
0
0
0
0
100
100
Standard values
Min.
Standard
Max.
1.50
-
-
3.15
-
-
-
0.50
-
-
-
1.35
±100
-
-
Unit
ns
ns
ns
ns
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
ns
ns
ns
Unit
V
nA
Advertisement
Table of Contents
