Mitsubishi MELSEC-Q Series User Manual page 185

4
COMMUNICATIONS BETWEEN CPU MODULES
POINT
(g) Receive setting from CPU No.3
(1) Auto refresh setting of CPU No.1
Diagram 4.36 Auto refresh setting related to sending and receiving CPU No.3 data (Leaving the second row of PLC No.2 blank)
PLC No.1
Multiple CPU high speed transmission area
PLC No.1
User free area User free area
Auto refresh area
PLC No.2
User free area User free area
Auto refresh area
PLC No.3
User free area User free area
Auto refresh area
Device Device
B0 B0
to CPU No.1 send data CPU No.1 send data
B1F
B20 B20
to
CPU No.2 receive area CPU No.2 receive area
B3F
3)
B40 B40
to
CPU No.3 receive area CPU No.3 receive area
B5F
W0 W0
to
CPU No.1 send data CPU No.1 send data
W1F
W20 W20
to
CPU No.2 receive area CPU No.2 receive area
W3F
3)
W40 W40
to CPU No.3 receive area CPU No.3 receive area
W5F
1) Writing by END processing of CPU No.3 1) Writing by END processing of CPU No.3
2) Sending data from CPU No.3 to CPU No.1 and CPU No.2 2) Sending data from CPU No.3 to CPU No.1 and CPU No.2
3) Reading by END processing of CPU No.1 3) Reading by END processing of CPU No.1
4) Reading by END processing of CPU No.2 4) Reading by END processing of CPU No.2
Diagram 4.37 Flow of send data in CPU No.3 to other CPUs when setting blank to No.2 field of PLC No.2
4.1.3 Communication by auto refresh using multiple CPU high speed transmission area
If Start and End fields in Auto refresh are left blank, auto refresh is not performed.
The example for setting blank to the auto refresh setting .of the CPU No.2 in
<Flow of sending data from CPU No.3 to other CPUs> explained in the previous
page 3) is shown below.
In the auto refresh setting of CPU No.2 in Diagram 4.36, if the Start (W40) and
End (W5F) fields of the Auto refresh are left blank, auto refresh is not performed
to W40 to W5F in CPU No.2.
<Parameter setting>
(h) Receive setting of CPU No.3
(2) Auto refresh setting of CPU No.2
<Flow of sending data from CPU No.3 to other CPUs>
For flow of sending data from CPU No. 3, refer to 3) Flow of sending data from
CPU No.3 to other CPUs on the previous page.
PLC No.2
Multiple CPU high speed transmission area
PLC No.1
User free area User free area
Auto refresh area
PLC No.2
User free area User free area
Auto refresh area
PLC No.3 PLC No.3
User free area User free area
2)
Auto refresh area
Device Device
M0 M0
to CPU No.1 receive area CPU No.1 receive area
M31
M32 M32
to
CPU No.2 send data CPU No.2 send data
M63
M64 M64
to CPU No.3 receive area CPU No.3 receive area
M95
W0 W0
to
CPU No.1 receive area CPU No.1 receive area
W1F
W20 W20
to
CPU No.2 send data CPU No.2 send data
W3F
W40 W40
to CPU No.3 receive area CPU No.3 receive area
W5F
4.1 Communications between CPU modules using CPU shared memory
(i) Send setting from CPU No.3
(3) Auto refresh setting of CPU No.3
Multiple CPU high speed transmission area
PLC No.1
User free area User free area
Auto refresh area
PLC No.2
User free area User free area
Auto refresh area
PLC No.3 PLC No.3
User free area User free area
2)
Auto refresh area
1)
B0 B0
to
CPU No.1 receive area CPU No.1 receive area
B1F
B20 B20
to
CPU No.2 receive area CPU No.2 receive area
B3F
4)
B40 B40
to CPU No.3 send data CPU No.3 send data
B5F
D0 D0
to CPU No.1 receive area CPU No.1 receive area
D31
D32 D32
to CPU No.2 receive area CPU No.2 receive area
D63
D64 D64
CPU No.3 send data CPU No.3 send data
to
D95
Does not perform refresh.
PLC No.3
Device Device
4
- 35
1
2
3
4
5
6
7
8