Mitsubishi MELSEC-Q Series User Manual page 171

Programmable controller multiple cpu system
Hide thumbs Also See for MELSEC-Q Series:
Table of Contents

Advertisement

4
COMMUNICATIONS BETWEEN CPU MODULES
2) Data consistency for data exceeding 32 bits
In auto refresh method, data are read in descending order of the setting
number in auto refresh setting parameter.
Read data separation can be avoided by using the setting number lower than
the setting data as an interlock device.
• Auto refresh between QCPU and Motion CPU
Diagram 4.21 shows program examples for the Basic model QCPU and
Motion CPU when Auto refresh settings in Multiple CPU settings are made as
shown in Table 4.4.
<Parameter setting>
Table4.4 Parameter setting example for interlock program
Setting
CPU No.
No.
CPU No. 1
Setting 1
CPU No. 2
CPU No. 1
Setting 2
CPU No. 2
Transmission program example
Transmission program: Ladder
Write
command
0
1)
Transmission data processing
(D0 to D9)
2)
[
SET MO
6) M32
[
RST MO
[
RST XO
1) CPU No. 1 creates send data.
2) CPU No. 1 turns on the data setting completion bit.
<Auto refresh execution between multiple CPUs>
3) CPU No. 2 detects the completion of send data setting.
4) CPU No. 2 performs receive data processing.
5) CPU No. 2 turns on the completion of receive data processing.
<Auto refresh execution between multiple CPUs>
6) CPU No. 1 detects the completion of the receive data processing and turns off
the data setting completion bit.
Diagram 4.21 Interlock program example
4.1 Communications between CPU modules using CPU shared memory
4.1.2 Communication by auto refresh using CPU shared memory
CPU Shared Memory
Number
Start
End
of points
2
00C0
00C1
2
0800
0801
10
00C2
00CB
0
----
----
Reception program example
Reception program: Motion SFC
3)
]
4)
]
]
5)
CPU Side Device
Start
End
M0
M31
M32
M63
D0
D9
----
----
[G0]
M0
[F0]
Data reception processing
(D0 to D9)
[F1]
SET M32
4
- 21
1
2
3
4
5
6
7
8

Advertisement

Table of Contents
loading

Table of Contents