NEC V850/SB1TM User Manual page 66

32-bit single-chip microcontroller
Table of Contents

Advertisement

(ix) WRH (Write Strobe High Level Data) ∙∙∙ output
This is a write strobe signal output pin for the higher data in an external 16-bit data bus. Output occurs
during the write cycle, similar to DSTB.
(x) RD (Read) ∙∙∙ output
This is a read strobe signal output pin for an external 16-bit data bus. Output occurs during the read
cycle, similar to DSTB.
(10) P100 to P107 (Port 10) ∙∙∙ 3-state I/O
Port 10 is an 8-bit I/O port in which input and output can be specified in 1-bit units.
P100 to P107 can function as I/O port pins, a real-time output port, an address bus (A5 to A12) when memory is
expanded externally, a key return input and IEBus data I/O (V850/SB2 only).
P100 to P107 can select normal output and N-ch open-drain output.
(a) Port mode
P100 to P107 can be set in 1-bit units as input or output pins according to the contents of the port 10 mode
register (PM10).
(b) Control mode
(i)
RTP0 to RTP7 (Real-time Output Port 0 to 7) ∙∙∙ output
These pins comprise a real-time output port.
(ii) A5 to A12 (Address 5 to 12) ∙∙∙ output
These comprise the address bus that is used for external access. These pins operate as A5 to A12 bit
address output pins within a 22-bit address. The output changes in synchronization with the rising edge
of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the
previous bus cycle's address is retained.
(iii) KR0 to KR7 (Key Return 0 to 7) ... input
These are key return input pins. Their operations are specified by the key return mode register (KRM).
(iv) IERX (IEBus Receive Data) ... input
This is an IEBus data input signal. This pin is only for V850/SB2.
(v) IETX (IEBus Transmit Data) ... output
This is an IEBus data output signal. This pin is only for V850/SB2.
(11) P110 to P113 (Port 11) ∙∙∙ 3-state I/O
Port 11 is a 4-bit I/O port in which input and output can be specified in 1-bit units.
P110 to P113 can function as I/O port pins, an address bus (A1 to A4) when memory is expanded externally,
and the control signal (WAIT) that inserts waits into the bus cycle.
(a) Port mode
P110 to P113 can be set in 1-bit units as inputs or outputs according to the contents of the port 11 mode
register (PM11).
66
CHAPTER 2
PIN FUNCTIONS
User's Manual U13850EJ4V0UM

Advertisement

Table of Contents
loading

Table of Contents