NEC V850/SB1TM User Manual page 407

32-bit single-chip microcontroller
Table of Contents

Advertisement

(3) Block diagram (Port 10)
WR
PU
PU10
PU10n
RD
WR
PF
PF10
PF10n
WR
PORT
Output latch
(P10n)
WR
PM
PM10
PM10n
Alternate function
Note
The IERX, IETX pins apply only to the V850/SB2.
Remarks 1. PU10: Pull-up resistor option register 10
RF10: Port 10 function register
PM10: Port 10 mode register
RD:
Port 10 read signal
WR:
Port 10 write signal
2. n = 0 to 7
CHAPTER 14
PORT FUNCTION
Figure 14-40. Block Diagram of P100 to P107
Selector
User's Manual U13850EJ4V0UM
V
DD
P-ch
V
DD
P100/RTP0/A5/KR0
P101/RTP1/A6/KR1
P102/RTP2/A7/KR2
P-ch
P103/RTP3/A8/KR3
P104/RTP4/A9/KR4/IERX
N-ch
P105/RTP5/A10/KR5/IETX
P106/RTP6/A11/KR6
P107/RTP7/A12/KR7
Note
Note
407

Advertisement

Table of Contents
loading

Table of Contents