Table of Contents
Advertisement
When using a standard clock buffer on the baseboard please be aware that the generated delay has to be considered
for the length matching of the layout.
Clock Buffer Reference Schematic
The implementation of a clock buffer can be realized as shown in the evaluation schematic below:
Zero Delay Clock Buffer
Do not use the reference schematic in the COM Express™ Design Guide. Either use another
Clock Buffer solution without a long start up process or use series resistors to double the
LPC clock line. Follow the design recommendations in the COM Express Design Guide by
PICMG.
36
nanoETXexpress-SP/Specification
Advertisement
Table of Contents
