Reset The Module - Quectel 5G Series Hardware Design

3.6. Reset the Module

RESET# is an asynchronous and active LOW signal (1.8 V logic level). Whenever this pin is active, the
module will immediately enter Power On Reset (POR) condition.
Please note that triggering the RESET# signal will lead to loss of all data in the modem and removal of
system drivers. It will also disconnect the modem from the network.
Table 12: Definition of RESET# Pin
Pin No. Pin Name
67 RESET#
The module can be reset by pulling down the RESET# pin for 200–980 ms. An open collector/drain driver
or button can be used to control the RESET# pin.
Host
GPIO
Figure 12: Reference Circuit of RESET# with NPN Driver Circuit
RM500Q-GL_Hardware_Design
I/O Description
Reset the module
DI, PU
Active LOW
Reset pulse
R2
1k
100k
DC Characteristic
V max = 2.1 V
IH
V min = 1.3 V
IH
V max = 0.5 V
IL
RESET#
Q1
NPN
R3
200-980ms
5G Module Series
RM500Q-GL Hardware Design
Comment
Internally pulled up to
1.8 V with a 100 kΩ
resistor
Module
VDD 1.8V
R1
100k
67
PMIC
33 / 85