Processor Technology CUTS Assembly And Test Instructions page 69

Computer users tape system
Table of Contents

Advertisement

MANUAL DATA
CUTS READ AND WRITE ROUTINES
0125 C2 22 III
0128 105
10129 C2 IF 101
l?i12C C9
012D
10132
0133
10134
10136
10138
1H3A
Ilkl FA
010 FB
1010 101
1010 1B
kll?i 108
1010 110
00 410
010 80
0kl 410
.010 810
1010 10
1010 107
10·317
10318
10319
103210
10321
*
10322
*
10323
*
10324
*
10325
*
10326
*
10327
*
10328
*
10329 STAPT
l?i33kl TDATA
10331 KDATA
10332 MODE
0333
*
10334
*
0335
*
10336
*
10337
*
10338
*
10339 TFE
10340 TOE
10341 TDR
0342 TTBE
10343
*
10344 TAPE1
10345 TAPE2
10346
*
10347
*
10348
*
10349
*
10350
*
10351
*
10352
*
10353
*
10354
*
10355
*
0356
*
10357
*
10358 THEAD
10359
103610 HTYPE
10361 BLOCK
10362 LOADR
10363 XEQAD
10364 HSPR
0365
*
10366 HLEN
10367 BLKOF
10368
*
10369
*
**
ALS-8 PROGRAM DEVELOPMENT SYSTEM
**
JNZ
OCR
JNZ
RET
PROCESSOR TECHNOLOGY CORP
621010 HOLLIS STREET
EMERYVILLE, CALIF.
946108
DLOP1
B
DELAY
LOOP HERE UNTIL DE ARE ZERO
LOOP HERE UNTIL B IS ZE.RO
PORT ASSIGNMENTS
EQU
l?iFAH
EQU
filFBH
EQU
1
EQU
1BH
STATUS PORT GENERAL
TAPE DATA
KEYBOARD DATA PORT FOR ESCAPE TEST
ESCAPE KEY
BIT ASSIGNMENT MASKS
EQU
EQU
EQU
EQU
EQU
EQU
DS
DS
DS
DS
DS
DS
DS
EQU
EQU
8
16
64
128
64
128
GLOBAL AREA
TAPE FRAMING ERROR
TAPE OVERFLOW ERROR
TAPE DATA READY
TAPE TRANSMITTER BUFFER EMPTY
TAPE ONE
OFF
BIT
TAPE TWO
OFF
BIT
SYSTEM PARAMETER AREA
5
1
1
2
2
2
3
NAME
THIS BYTE MUST BE ZERO FOR AUTO EXECUTE
TYPE
BLOCK SIZE
LOAD ADDRESS
AUTO EXECUTE ADDRESS
SPARES
$-THEAD
LENGTH OF HEADER
BLOCK-THEAD
OFFSET TO BLOCK SIZE
PAGE
7

Advertisement

Table of Contents
loading

Table of Contents