Processor Technology CUTS Assembly And Test Instructions page 38

Computer users tape system
Table of Contents

Advertisement

<:
I
W
AI-7
SOUT
----7
SINP
~
¢2
L
PSYNC
~
PRDY
~
PDBIN
---?
PWR --.:;;
SOUT
~
SINP~
POC
"-
DO~
-
00,0 7
/
(
DI¢-7
"-
ADDRESS
SELECTOR
(SI)
,~
ADDRESS
DECODER
(UI4,15)
Ji
STATUS
IN/OUT
DECODER
(UI4,24)
+
WAIT STATE
GENERATOR
(U20)
STROBE
DECODER
(U23)
~t
STATUS
LATCH
(UI3)
r>
AGC
(Q2,3,4)
READ
AUDIO/DIGITAL
HI-GAIN
CLOCK
CONVERTER
~
AMP
(US,9,1l)
(U6)
(U6)
I'
~
ADDRESS
SELECT
TRANSITION
DETECTOR
(UI9,R20,C22)
READ
.1
CLOCK
;"~
"' "
NRZ DATA
r - - '
' - - I '
.....
"-
CONVERTER
(Ul, 3,4, S)
,
CLOCK
~ ~
,,~
CIRCUITS
' ' - - - I
(Ul,10,12,19)
i-J'h.
'\
~
4'
; i.-----
DATA WRITE
WRITE CLOCK
DATA READ
~
1..----..
READ STATUS
STATUS WRITE
1
-
LO
'J'
'>.
In
' n
:,
,
\11
DRIVER
~
HI
"-
ENABLE
~
7 '
GENERATOR
UART
(U20)
(UlS)
,
"
I
"
DRIVER ENABLE
{}'
BUS
DRIVERS
(UI6,17)
Figure 5-1.
CUTS, simplified block diagram.
I -
~
MIXER-AMP
(Ql,R3,4,6)
DRIVER
(U22)
l'
DIGITAL/AUDI
9
CONVERTER
"?
(U2)
l'
~
SYNCHRONIZER
(U3)
J
MOTOR
"
CONTROL
--::>
(Kl,2)
~
...
IE---
~
~
~
f----7
IE-
r----
E--
JI-2
J2-2
JI-4
J2-4
Jl-l
JI-5
J2-1
J2-5
()
c:::
1-3
Cfl
()
0
:s:
'U
~
I::Ij
:;0
c:::
Cfl
I::Ij
::0
'U
Cfl
:;0
0
1-3
()
~
I::Ij
'U
Cfl
I::Ij
Cfl
0
Cfl
:;0
t-<:
Cfl
1-3
1-3
I::Ij
I::Ij
()
:s:
ij
0
~
0
~
()
0
:;0
'U
0
~
H
0
z:

Advertisement

Table of Contents
loading

Table of Contents