Device Time Synchronization; Figure 47 Device Time Synchronization - Fujitsu ETERNUS AF250 Design Manual

1. Function
Operation Management/Device Monitoring
Note that the ETERNUS AF cannot check whether the event log is successfully sent to the syslog server. Even
•
if a communication error occurs between the ETERNUS AF and the syslog server, event logs are not sent
again. When using the syslog function (enabling the syslog function) for the first time, confirm that the
syslog server has successfully received the event log of the relevant operation.
Using the ETERNUS Multipath Driver to monitor the storage system by host senses is recommended.
•
Sense codes that cannot be detected in a single configuration can also be reported.

Device Time Synchronization

The ETERNUS AF treats the time that is specified in the Master CM as the system standard time and distributes
that time to other modules to synchronize the storage time. The ETERNUS AF also supports the time correction
function by using the Network Time Protocol (NTP). The ETERNUS AF corrects the system time by obtaining the
time information from the NTP server during regular time correction.
The ETERNUS AF has a clock function and manages time information of date/time and the time zone (the region
in which the ETERNUS AF is installed). This time information is used for internal logs and for functions such as
remote copy and remote support.
The automatic time correction by NTP is recommended to synchronize time in the whole system.
When using the NTP, specify the NTP server or the SNTP server. The ETERNUS AF supports NTP protocol v4. The
time correction mode is Step mode (immediate correction). The time is regularly corrected every three hours
once the NTP is set.
If an error occurs in a system that has a different date and time for each device, analyzing the cause of this
error may be difficult.

Figure 47 Device Time Synchronization

NTP server
NTP
Date and Time
yyyy
Time Zone
GMT
Daylight Saving Time
ETERNUS AF
FUJITSU Storage ETERNUS AF250 S2, ETERNUS AF250 All-Flash Arrays Design Guide (Basic)
Copyright 2019 FUJITSU LIMITED
mm dd xx:xx:xx
+ 09.00
84
P3AG-1822-09ENZ0