Table of Contents
Advertisement
CS331-C246/Q370
► Internal I/O Ports
LPC Connector
I C
The Low Pin Count Interface was defined by Intel
sition towards legacy free systems. It allows the integration of low-bandwidth legacy I/O com-
ponents within the system, which are typically provided by a Super I/O controller. Furthermore,
it can be used to interface firmware hubs, Trusted Platform Module (TPM) devices and embed-
ded controller solutions. Data transfer on the LPC bus is implemented over a 4 bit serialized
data interface, which uses a 33MHz LPC bus clock. For more information about LPC bus refer
to the Intel
Low Pin Count Interface Specification Revision 1.1'. The table below indicates the
®
pin functions of the LPC connector.
▼ LPC Pin Assignment
Pin Assignment
1
L_CLK
3
L_RST#
5
L_FRAME#
7
L_LAD3
9
L_LAD2
11
SERIRQ
13
5VSB
Chapter 2 - Hardware Installation
14
13
2
1
▲ LPC Connector
Corporation to facilitate the industry's tran-
®
Pin Assignment
2
L_LAD1
4
L_LAD0
6
3.3V
8
GND
10
---
12
GND
14
5V
External COM Port Module
The external COM port modules — EXT-RS232 and EXT-RS485 — are designed by DFI's pro-
prietary technology, and support four additional COM ports per module. The EXT-RS232/RS485
card is connected to the motherboard via the LPC connector and secured by a standoff as il-
lustrated below.
Bottom View
Bottom View
LPC Headers
COM Headers
S t a n d o
o d u le
E X T M
o d u le
E X T M
o n n e c t
L P C C
o r
o n n e c t
L P C C
Note:
The EXT-RS232/RS485 modules are optional peripherals that are not included in
the standard package. For more information, please contact DFI sales representa-
tives or visit go.dfi.com/EXT-RS232, and go.dfi.com/EXT-RS485.
29
www.dfi.com
Top View
LPC Headers
Top View
COM Headers
w
f f S c r e
S t a n d o
w
f f S c r e
o r
f f
S t a n d o
f f
S t a n d o
Advertisement
Table of Contents
