Performance; Cpu Cache; Figure 18. Stm32H7 Series System Architecture - ST STM32CubeH7 User Manual

Demonstration platform
Table of Contents

Advertisement

UM2222
6

Performance

6.1

CPU cache

The STM32CubeH7 demonstration takes benefit from Cortex-M7 performance:
16 Kbytes dedicated to instruction cache
16 Kbytes dedicated to data cache
Using the STM32H7 Series, the CPU load is decreased with video module from 87% to 5%
compared to STM32F7 Series, thanks to the hardware JPEG decoding and the support of
hardware conversion from YCbCr to RGB using Chrom-ART Accelerator.

Figure 18. STM32H7 Series system architecture

UM2222 Rev 2
Performance
31/76
75

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32CubeH7 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents

Save PDF