Table of Contents
Advertisement
80960KB
Table 4. 80960KB Pin Description: L-Bus Signals (Sheet 1 of 2)
NAME
TYPE
CLK2
I
LAD31:0
I/O
T.S.
ALE
O
T.S.
ADS
O
O.D.
W/R
O
O.D.
DT/R
O
O.D.
DEN
O
O.D.
READY
I
LOCK
I/O
O.D.
I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state
ERRATA - 6/13/97
DEN pin description omitted.
8
SYSTEM CLOCK provides the fundamental timing for 80960KB systems. It is
divided by two inside the 80960KB and four 80-bit registers (FP0 through FP3) to
generate the internal processor clock.
LOCAL ADDRESS / DATA BUS carries 32-bit physical addresses and data to
and from memory. During an address (T
address (bits 0-1 indicate SIZE; see below). During a data (T
contain read or write data. These pins float to a high impedance state when not
active.
Bits 0-1 comprise SIZE during a T
words.
LAD1
LAD0
0
0
0
1
1
0
1
1
ADDRESS LATCH ENABLE indicates the transfer of a physical address. ALE is
asserted during a T
cycle and deasserted before the beginning of the T
a
is active LOW and floats to a high impedance state during a hold cycle (T
ADDRESS/DATA STATUS indicates an address state. ADS is asserted every T
state and deasserted during the following T
asserted again every T
state where READY was asserted in the previous cycle.
d
WRITE/READ specifies, during a T
read. It is latched on-chip and remains valid during T
DATA TRANSMIT / RECEIVE indicates the direction of data transfer to and from
the L-Bus. It is low during T
edgment; it is high during T
when DEN is asserted.
DATA ENABLE (active low) enables data transceivers. The processor asserts
DEN# during all Td and Tw states. The DEN# line is an open drain-output of the
80960KB-processor.
READY indicates that data on LAD lines can be sampled or removed. If READY
is not asserted during a T
inserting a wait state (T
) and ADS is not asserted in the next cycle.
w
BUS LOCK prevents bus masters from gaining control of the L-Bus during
Read/Modify/Write (RMW) cycles. The processor or any bus agent may assert
LOCK.
At the start of a RMW operation, the processor examines the LOCK pin. If the pin
is already asserted, the processor waits until it is not asserted. If the pin is not
asserted, the processor asserts LOCK during the T
The processor deasserts LOCK in the T
time LOCK is asserted, a bus agent can perform a normal read or write but not a
RMW operation.
The processor also asserts LOCK during interrupt-acknowledge transactions.
Do not leave LOCK unconnected. It must be pulled high for the processor to
function properly.
DESCRIPTION
) cycle, bits 2-31 contain a physical word
a
cycle. SIZE specifies burst transfer size in
a
1 Word
2 Words
3 Words
4 Words
state. For a burst transaction, ADS is
d
cycle, whether the operation is a write or
a
and T
cycles for a read or interrupt acknowl-
a
d
and T
cycles for a write. DT/R never changes state
a
d
cycle, the T
cycle is extended to the next cycle by
d
d
a
cycle of the write transaction. During the
a
) cycle, bits 0-31
d
state. It
d
).
h
cycles.
d
cycle of the read transaction.
a
Advertisement
Table of Contents
