M5113: Enhanced Super I/O Controller With Plan & Play - Casio MP-2000 Service Manual

Electronic cash register
Table of Contents

Advertisement

8-2 M5113 : Enhanced Super I/O Controller with Plug & Play
Supports Windows 95 Plug and Play
Enhanced ESD/LATCH up to over 4KV/300 mA
Supports SPP, PS/2, EPP and ECP parallel port
Enhanced UART (16550)
Supports IR from UART1, UART2 and two additional IR pins
Single-chip Notebook/Desktop solution
Supports 2.88-MB/1.44-MB/1.2-MB/720-KB/360-KB FDD formats
Supports Windows 95 Plug and Play
Supports FDC through Parallel port pins
2.88MB Floppy Disk Controller
- Software compatible with 82077 and supports 16-byte
data FIFOS
- High performance internal data separator (No-
external filter components required)
- Supports standard 1 Mbps / 500 Kbps /300 Kbps/250
Kbps data rate
- Supports 3 modes of 3.5" FDD (720K/1.2M/1.44MB)
- Swappable drives A and B
- Secondary Address Option
Serial ports
- Two high performance 16550 compatible UARTs with
send/receive 16-byte FIFOs
- Programmable Baud Rate Generator up to 230K and
460K baud
- Serial Infra Red (SIR) and Amplitude Shift Keyed IR
(ASKIR) for wireless communications
- MIDI (Musical Instrument Digital Interface) compatible
- Supports IR from UART1 and UART2 or two additional
IR pins (S/W controls these two directions)
- Supports serial ports Plug-n-Play minimum 4 IRQS to
all IRQS (If connected systems Pnp SIRQI)
Multi-mode Parallel Port
- Standard mode
- IBM PC/XT, PC/AT and PS/2 compatible Bi-
directional parallel port
- Enhanced mode
- Enhanced Parallel Port (EPP) compatible
- High speed mode
- Supports Parallel port PnP min 3 IRQS to all IRQS (If
connected system's PnP SIRQII)
- Microsoft and Hewlett Packard Extended Capabilities
Port (ECP) compatible
- includes protection circuit against damage caused
when printer is powered up, or operated at higher
voltages
- Supports ECP Plug and Play for DRQ1/DACK1 or
DRQ3/DACK3
- Supports PDIR for 1284 level 2 Compliance
High performance Power Management for FDC, UART
and Parallel Port
100-pin PQFP package, 0.6 µ CMOS process
— 55 —

Advertisement

Table of Contents
loading

Table of Contents