Onkyo DV-CP702 Service Manual page 65

Hide thumbs Also See for DV-CP702:
Table of Contents

Advertisement

IC BLOCK DIAGRAM/ TERMINAL DESCRIPTION
PORT ASSIGMENT-3
Class
SDRAM I/F
Stream I/F
Audio I/F
Port name
Function 1
I/O Description
DCS
O SDRAM Chip select output pin
DCS2
O SDRAM Chip select output pin
MCLK
O SDRAM Clock output
RAS
O SDARAM RAS output
CAS
O SDARAM CAS output
DQML
O SDARAM Data master
DQMU
O SDARAM Data master
DWE
O SDARAM Wright enable output
MBA[1]
O
SDRAM Bank Address
MD[0]
I/O SDRAM Data input/ output
MD[1]
I/O SDRAM Data input/ output
MD[2]
I/O SDRAM Data input/ output
MD[3]
I/O SDRAM Data input/ output
MD[4]
I/O SDRAM Data input/ output
MD[5]
I/O SDRAM Data input/ output
MD[6]
I/O SDRAM Data input/ output
MD[7]
I/O SDRAM Data input/ output
MD[8]
I/O SDRAM Data input/ output
MD[9]
I/O SDRAM Data input/ output
MD[10]
I/O SDRAM Data input/ output
MD[11]
I/O SDRAM Data input/ output
MD[12]
I/O SDRAM Data input/ output
MD[13]
I/O SDRAM Data input/ output
MD[14]
I/O SDRAM Data input/ output
MD[15]
I/O SDRAM Data input/ output
BDREQ
O Stream Request output pin
BDEN
I
Stream Enable input pin
BSECH
I
Sector display of head
BCLK
I
Stream data input pin
BD[0]
I
Stream data input pin
BD[1]
I
Stream data input pin
BD[2]
I
Stream data input pin
BD[3]
I
Stream data input pin
BD[4]
I
Stream data input pin
BD[5]
I
Stream data input pin
BD[6]
I
Stream data input pin
BD[7]
I
Stream data input pin
CDNCK
I
CDDA Master clock input pin
CDBCK
I
CDDA Bit clock input pin
CDLRCK
I
CDDA L/R clock input pin
CDDIN
I
CDDA PCM data input pin
CDDATA
I
CDDA Digital data input pin
DACCLK
O Clock output pin for DAC
DOCLK
O Bit clock output pin for DAC
LRCLK
O L/R clock output pin for DAC
AO0
O Audio PCM output pin
AO1
O Audio PCM output pin
AO2
O Audio PCM output pin
AOD
O Audio PCM output pin
DOUT0
O Audio digital output pin
DOUT1
O Audio digital output pin
DV-CP702
Function 2
Function 3
I/O Descrition I/O Descrition

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents