Onkyo DV-CP702 Service Manual page 52

Hide thumbs Also See for DV-CP702:
Table of Contents

Advertisement

IC BLOCK DIAGRAM/ TERMINAL DESCRIPTION
Q1201: CXD1885Q (DVD DSP)-4
No.
Sign
1
DVDD33
2
ALCR
3
MSEL0
4
MSEL1
5
MA0
6
MA1
7
MA2
8
MA3
9
MA4
10
MA5
11
MA6
12
MA7
13
MA8
14
TESTSEL
15
MD0
16
MD1
17
MD2
18
MD3
19
MD4
20
MD5
21
DVSS
22
MD6
23
MD7
24
MALE
25
MCS
26
MWR
27
DVDD33
28
MRD
29
MRDY
30
MINT
31
SYSCK
32
DVDD18
33
XI
34
XO
35
DVSS
36
VDT7
37
VDT6
38
DVSS
39
VDT5
40
VDT4
41
VDT3
42
VDT2
43
VDT1
44
VDT0
45
HDRQ
46
XHAC
47
VEFG
48
XSHD
49
DCK
50
DRVIRQ
51
DRVRST
52
DVSDD18
53
DVSDD33
54
DRVTX
55
DRVRX
56
DRVCLK
57
DRVRDY
58
C2PO
59
DADT
60
DOTX
61
LRCK
62
BCK
63
EXVCO
64
EXPLDT
65
CSL
I/O
Classification
P
VDD & GND
Digital power supply (3.3V)
I
MCU I/F
Chip reset input port. L: Reset mode
I
MCU I/F
MUCH I/F mode select 0
I
MCU I/F
MUCH I/F mode select 1
I/O
MCU I/F
MUCH address input 0 / Data in/ out 0 port
I/O
MCU I/F
MUCH address input 1 / Data in/ out 1 port
I/O
MCU I/F
MUCH address input 2 / Data in/ out 2 port
I/O
MCU I/F
MUCH address input 3 / Data in/ out 3 port
I/O
MCU I/F
MUCH address input 4 / Data in/ out 4 port
I/O
MCU I/F
MUCH address input 5 / Data in/ out 5 port
I/O
MCU I/F
MUCH address input 6 / Data in/ out 6 port
I/O
MCU I/F
MUCH address input 7 / Data in/ out 7 port
I
MCU I/F
MUCH address input 8 / Data in/ out 8 port
I
MCU I/F
Test select input port
I/O
MCU I/F
MUCH data in/ out 0 port. (LBS.)
I/O
MCU I/F
MUCH data in/ out 1 port
I/O
MCU I/F
MUCH data in/ out 2 port
I/O
MCU I/F
MUCH data in/ out 3 port
I/O
MCU I/F
MUCH data in/ out 4 port
I/O
MCU I/F
MUCH data in/ out 5 port
P
VDD & GND
Digital GOD
I/O
MCU I/F
MUCH data in/ out 6 port
I/O
MCU I/F
MUCH data in/ out 7 port. (MOB)
I
MCU I/F
MUCH address latch signal input port
I
MCU I/F
MUCH chip select signal input port
I
MCU I/F
MUCH write strobe signal input port
P
VDD & GND
Digital power supply (3.3V)
I
MCU I/F
MUCH read strobe signal input port
O
MCU I/F
MUCH reedy signal output port. L: Wait condition
O
MCU I/F
MUCH interruption output signal port. L: demand state of interruption
O
Clock
Clock monitor output port
P
VDD & GND
Digital power supply (1.8V), for internal logic circuit
I
Clock
Crystal oscillator connection port
O
Clock
Crystal oscillator connection port
P
VDD & GND
Digital GOD
O
VSTEM A/V
MPEG data output 7 port
O
VSTEM A/V
MPEG data output 6 port
P
VDD & GND
Digital GOD
O
VSTEM A/V
MPEG data output 5 port
O
VSTEM A/V
MPEG data output 4 port
O
VSTEM A/V
MPEG data output 3 port
O
VSTEM A/V
MPEG data output 2 port
O
VSTEM A/V
MPEG data output 1 port
O
VSTEM A/V
MPEG data output 0 port
I
VSTEM A/V
MPEG data request input port
O
VSTEM A/V
Data valid output port
O
VSTEM A/V
BECK error select (Flag) output port. L: Error selector
O
VSTEM A/V
DVD first sector flag signal output port
O
VSTEM A/V
Data strobe signal output port
O
VSTEM Command Interrupt request output port. (for host )
I
VSTEM Command Drive H/W reset input port. L: reset
P
VDD & I/F
Digital power supply (1.8V), for internal logic circuit
P
VDD & I/F
Digital power supply (3.3V), for I/O
O
VSTEM Command Serial data output port (for host)
I
VSTEM Command Serial data input port (from host)
I
VSTEM Command Clock signal input port
O
VSTEM Command Drive ready signal output port. L: ready condition
O
Audio I/F
CD-DSL C2 pointer output port
O
Audio I/F
Audio serial data output port
O
Audio I/F
Digital audio output port
O
Audio I/F
L/R clock output port
O
Audio I/F
Audio-bit clock output port
I
TEST/ Monitor
External channel clock input port
I
TEST/ Monitor
External FRO data input port
O
ASP I/F
FRO signal processing port. Latch signal output control
Description
DV-CP702

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents