Table of Contents
Advertisement
3.3.2
Input Timing Diagram
3.4
Power ON/OFF Sequence
VDD power and lamp on/off sequence is as follows. Interface signals are also shown
in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
Power ON/OFF Sequence Timing
Parameter
T1
T2
T3
T4
Value
Min.
Typ.
0.5
-
30
40
200
-
0.5
-
13
Unit
Max.
10
[ms]
50
[ms]
-
[ms]
10
[ms]
IDK-1108R User Manual
Advertisement
Table of Contents
