Table of Contents
Advertisement
Peripheral Devices
N5102A Digital Signal Interface Module
Parallel and Parallel Interleaved Port Configuration Clock Rates
Parallel and parallel interleaved port configurations have other limiting factors for the clock and
sample rates:
• logic type
• Clocks per sample selection
• IQ or IF digital signal type
Clocks per sample (clocks/sample) is the ratio of the clock to sample rate. For an IQ signal type, the
sample rate is reduced by the clocks per sample value when the value is greater than one. For an IF
signal or an input signal, clocks per sample is always set to one. Refer to
mode parallel and parallel interleaved port configuration clock rates.
Table 12-5 Output Parallel and Parallel Interleaved Clock Rates
Logic Type
Signal Type
LVDS
IQ
IF
Other
IQ
IF
For Input mode, the maximum clock rate is limited by the following factors:
• sample size
• data type
• selected filter for Pre- FIR Samples
Refer to
Table 12- 6
for the Input mode parallel and parallel interleaved port configuration clock
rates.
Table 12-6 Input Parallel and Parallel Interleaved Clock Rates
Logic Type
Data Type
N/A
Samples
Pre- FIR Samples
a.The maximum sample rate depends on the selected filter when the data rate is Pre-FIR Samples. Refer to
page 254
for more information.
242
Minimum Rate
1 x (clocks/sample) kHz
4 kHz
1 x (clocks/sample) kHz
4 kHz
Minimum Rate
1 kHz
1 kHz
Table 12- 5
Maximum Rate
the smaller of: 100 x (clocks /sample) MHz
or
400 MHz
400 MHz
the smaller of: 100 x (clocks /sample) MHz
or
150 MHz
150 MHz
Maximum Rate
100 MHz
a
50
MHz
for the Output
"Input Mode" on
Chapter 12
Hide quick links:
Advertisement
Table of Contents
