Change Of The External Low-Speed Oscillation Capability - Panasonic MN101L Series User Manual

Lsi
Table of Contents

Advertisement

Chapter 4
Clock/ Mode/ Voltage Control
4.1.2

Change of the External Low-speed Oscillation Capability

The external low-speed oscillation starts with high-current driving capability at LSI power-on. After the oscilla-
tion stabilization, the LSI changes the oscillation to low-current driving capability for the low power consump-
tion.
If the current driving capability of oscillation is not enough, it can be changed by the rewriting enable register
(FBEWER: 0x03D80) and the clock mode control register (CLKMD: 0x03D8C).
To change the current driving capability, set the registers in operation with the internal low-speed oscillation.
IV - 12
Clock Control
//Set the Rewriting Enable Register
//Set the Clock mode Control Register
//Set the Rewriting Enable Register
Changed the Current Driving Capability
of External Slow-speed Oscillation
Figure:4.1.2 Change of the External Low-speed Oscillation Capability
SLOW mode
(SYSCLK = SRCCLK)
FBEWER = 5A
CLKMD.bit6-4 = 010
FBEWER = 00

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn101lr05dMn101lr04dMn101lr03dMn101lr02d

Table of Contents