Advanced Chipset Features - Acorp 7KT266A User Manual

Chapter 2 Chapter 2
Chapter 2 Chapter 2 Chapter 2

2.4 Advanced Chipset Features

This section allows you to configure the system based on
the specific features of the installed chipset. This chipset
manages bus speeds and access to system memory resources,
such as DRAM and external cache. It also coordinates
communications of the PCI bus. It must be stated that these
items should never need to be altered. The default settings
have been chosen because they provide the best operating
conditions for your system. The only time you might
consider making any changes would be if you discovered that
data was lost while using your system.
¡·Figure 4. Advanced Chipset Features
¡· ¡·
¡· ¡·
CMOS Setup Utility-Copyright (C) 1984-2001 Award Software
Advanced Chipset Features
DRAM Clock / Drive Control
AGP & P2P Bridge Control
CPU & PCI Bus Control
Memory Hole
System BIOS Cacheable
Video RAM Cacheable
←→↑↓: Move
Enter:Select
F1:General Help F5:Previous Values
F7:Optimized Defaults
CMOS Setup Utility-Copyright (C) 1984-2001 Award Software
DRAM Clock / Drive Control
Current FSB Frequency
Current DRAM Frequency
DRAM Clock
DRAM Timing
*SDRAM CAS Latency
*Bank Interleave
*Precharge to Active(Trp)
*Active to Precharge(Tras)
*Active to CMD(Trcd)
*DRAM Queue Depth
DRAM Command Rate
←→↑↓: Move
Enter:Select
F1:General Help F5:Previous Values
F7:Optimized Defaults
Press Enter Item Help
Press Enter
Press Enter Menu Level
Disabled
Disabled
Disabled
+/-/PU/PD:Value F10:Save ESC:Exit
F6:Fail-Safe Defaults
Item Help
By SPD Menu Level
By SPD
2.5
Disabled
3 T
6 T
3 T
4 Level
2T Command
+/-/PU/PD:Value F10:Save ESC:Exit
F6:Fail-Safe Defaults
2-14 2-14 2-14
2-14 2-14
BIOS Setup BIOS Setup
BIOS Setup BIOS Setup BIOS Setup