Schematic Diagram - Main Section (7/9) - Sony HAP-S1 Service Manual

Hdd audio player system
Hide thumbs Also See for HAP-S1:
Table of Contents

Advertisement

5-13. SCHEMATIC DIAGRAM - MAIN Section (7/9) -

1
2
MAIN BOARD
A
B
>117S
DIMMER1
MAIN
BOARD
DIMMER2
(5/9)
(Page 51)
C
5V
>113S
R739
MAIN
GND
BOARD
(2/9)
3.3V
(Page 48)
D
GPIO5_[19]
>116S
GPIO5_[18]
MAIN
E
BOARD
(4/9)
GPIO5_[21]
(Page 50)
I2C1_SDA
>120S
DISP0_RST
F
MAIN
DIAG_EN
BOARD
(8/9)
(Page 54)
>108S
UART4_TXD
UART4_RXD
MAIN
G
UART5_TXD
BOARD
(2/9)
UART5_RXD
(Page 48)
CN701
6P
H
3.3V
1
>05S
CL708
GND
2
CL707
DIGITAL IO
RXD
3
CL706
BOARD
TXD
4
CN4013
(Page 57)
DON
5
R762
N.C.
6
0
I
J
HAP-S1
• See page 73 for Waveforms. • See page 86 for IC Pin Function Description.
3
4
5
(7/9)
IC701
DC/DC CONVERTER
IC701
TB62752AFUG(O,EL)
3.2
1
6
!SHDN!
FB
2
5
27
OVD
GND
5.2
3
4
VIN
SW
RB160VA-40TR
R764
C707
C704
C703
C708
0
10k
1
4.7
1
4.7
R705
0
C702
0.1
CL710
R701
0
R702
0
CL709
6
7
8
3
0.2
R728
R726
22
68
5.2
L701
0
22uH
3.3
D701
Q701
SSM3K37MFV,L3SOF
S
DIMMER CONTROL
SWITCH
3.3
Q702
SSM3K37MFV,L3SOF
DIMMER CONTROL
R758
R727
SWITCH
0
220
IC101
(8/10)
MPU
CSP
(Chip Size Package)
IC101
R741
MCIMX6D5EYM10AC
0
P4
N19
CSI0_MCLK
DI0_DISP_CLK
R742
0
P1
N25
CSI0_PIXCLK
DI0_PIN2
N20
R743
DI0_PIN3
0
N2
P25
CSI0_VSYNC
DI0_PIN4
N21
DI0_PIN15
P3
CSI0_DATA_EN
P24
DISP0_DAT0
P22
DISP0_DAT1
N1
P23
CSI0_DAT4
DISP0_DAT2
P2
P21
CSI0_DAT5
DISP0_DAT3
N4
P20
CSI0_DAT6
DISP0_DAT4
N3
R25
CSI0_DAT7
DISP0_DAT5
N6
R23
CSI0_DAT8
DISP0_DAT6
N5
R24
R749
CSI0_DAT9
DISP0_DAT7
0
M1
R22
CSI0_DAT10
DISP0_DAT8
M3
T25
CSI0_DAT11
DISP0_DAT9
R750
0
M2
R21
CSI0_DAT12
DISP0_DAT10
L1
T23
CSI0_DAT13
DISP0_DAT11
R751
0
M4
T24
CSI0_DAT14
DISP0_DAT12
M5
R20
CSI0_DAT15
DISP0_DAT13
L4
U25
CL701
CSI0_DAT16
DISP0_DAT14
L3
T22
CL702
CSI0_DAT17
DISP0_DAT15
M6
T21
CL703
CSI0_DAT18
DISP0_DAT16
L6
U24
CL704
CSI0_DAT19
DISP0_DAT17
V25
DISP0_DAT18
U23
DISP0_DAT19
F4
U22
CSI_CLK0M
DISP0_DAT20
F3
T20
CSI_CLK0P
DISP0_DAT21
V24
DISP0_DAT22
E4
W24
CSI_D0M
DISP0_DAT23
E3
CSI_D0P
D1
H3
CSI_D1M
DSI_CLK0M
D2
H4
CSI_D1P
DSI_CLK0P
E1
G2
CSI_D2M
DSI_D0M
E2
G1
CSI_D2P
DSI_D0P
F2
H2
CSI_D3M
DSI_D1M
F1
H1
CSI_D3P
DSI_D1P
D4
G4
CSI_REXT
DSI_REXT
53
53
9
10
11
Q704
SSM3J134TU,LSOYF
3.3
3.3
S
R757
R733
0
0
0
R734
470k
Q703, 704
B+ SWITCH
0
R761
0
10k
3.3
FL701
Q703
SSM3K37MFV,L3SOF
S
OUT
IN
S
C706
GND2
GND1
1
C705
0.1
R752
R[0]
R[1]
R[2]
R755
0
R[3]
R[4]
R756
R[5]
0
B[0]
R[6]
B[1]
R[7]
RB701
B[2]
G[0]
B[3]
G[1]
B[4]
G[2]
B[5]
G[3]
RB702
B[6]
G[4]
B[7]
G[5]
G[0]
G[6]
G[1]
G[7]
RB703
G[2]
B[0]
G[3]
B[1]
G[4]
B[2]
G[5]
B[3]
RB704
G[6]
B[4]
G[7]
B[5]
R[0]
B[6]
R[1]
B[7]
RB705
R[2]
R[3]
R[4]
R[5]
R729
0
RB706
R[6]
R[7]
R730
CL705
0
Note: IC101 on the MAIN board cannot exchange with single. When
this part is damaged, exchange the complete mounted board.
HAP-S1
12
13
>119S
DISP0_PWR_EN
MAIN
BOARD
(6/9)
(Page 52)
CN703
40P
1
VELD–
2
VLED+
3
GND
4
VDD
5
R0
6
R1
7
R2
8
R3
9
R4
10
R5
11
R6
12
R7
13
G0
14
G1
15
G2
16
G3
17
G4
18
G5
FFC1
19
G6
20
G7
>06S
21
B0
ALLEGRO-LCD
22
B1
BOARD
23
B2
CN001
(Page 69)
24
B3
25
B4
26
B5
27
B6
28
B7
29
GND
30
CLK
31
DISP_ON/OFF
32
HSYNC
33
VSYNC
34
DE
35
NC
36
GND
37
NC
38
NC
39
NC
40
NC

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents