Table of Contents
Advertisement
7
.
1
R
e
v
i
s
i
o
n
H
7
.
1
R
e
v
i
s
i
o
n
H
Version
V1.0
V1.01
V1.02
V1.03
7
.
2
C
o
p
y
r
i
g
h
t
7
.
2
C
o
p
y
r
i
g
h
t
i
s
t
o
r
y
i
s
t
o
r
y
Change Log
Initial Version (Preliminary)
VGA Vertical Timing table correction
SDRAM Table reference modification
Modify Table4-15 Header info.
Modify section 6.3 demo description
S
t
a
t
e
m
e
n
t
S
t
a
t
e
m
e
n
t
Copyright © 2010 Terasic Technologies. All rights reserved.
115
Chapter 7
Appendix
Hide quick links:
Advertisement
Table of Contents
