2.3.7
Clock Splitter Module
The clock splitter module converts one global signal to identical copies
of a signal that is then distributed to master phase lock loops
associated with the ASICs and the system processors within a QBB. It
also generates independent clock signals for the I/O domain.
Figure 2–11 Clock Splitter Module
PK2222
GS160/320 System Overview
2-15
Need help?
Do you have a question about the AlphaServer 160 and is the answer not in the manual?