Toshiba Tecra M2V Maintenance Manual page 25

Personal computer
Hide thumbs Also See for Tecra M2V:
Table of Contents

Advertisement

1.2 System Unit Block Diagram
Firmware Hub (FWH)
• One Intel 820 chipset (82802ABB) is used.
• This gate array has the following features:
– Firmware hub hardware interface mode
– Two configurable interfaces
– Program/erase controller
– Program and erase suspend
– 4Mbits of flash memory for platform code/data nonvolatile storage
– Address/Address-Multiplexed (A/A Mux) interface/mode
– Case temperature operating range
– Vcc: 3V to 3.6V
– Vpp: 12V for fast programming
• 4Mbits of flash memory are used as shown below:
– 64KB are used for VGA-BIOS.
– 288KB are used for system BIOS.
– 8KB are used for plug and play data area.
– 8KB are used for password security.
– 16KB are used for boot strap.
– 32KB are used for ACPI P code.
– 48KB are used for LOGO.
– 128KB are reserved for LAN BIOS.
− 432KB are reserved.
VGA controller (in the MontaraGM+)
– UMA (16MB) can be extended to 64MB by a Display Driver
– AGP bus R2.0 x4
– LCD I/F LVDS 2ch
Sound Controller
• One AC'97Codec AD1981B chip and AC-Link controller embedded in ICH4-M
• SW sound
TECRA M2V Maintenance Manual (960-476)
1 Hardware Overview
1-11

Advertisement

Table of Contents
loading

Table of Contents