Texas Instruments TMS320C67X Reference Manual page 41

Table 2−7. Control Status Register (CSR) Field Descriptions (Continued)
Bit Field
7−5 PCC
4−2 DCC
1 PGIE
0 GIE
SPRU733
Value Description
0−7h Program cache control mode. Writable by the MVC instruction. See the
TMS320C621x/C671x DSP Two-Level Internal Memory Reference Guide
(SPRU609).
0 Direct-mapped cache enabled
1h Reserved
2h Direct-mapped cache enabled
3h−7h Reserved
0−7h Data cache control mode. Writable by the MVC instruction. See the
TMS320C621x/C671x DSP Two-Level Internal Memory Reference Guide
(SPRU609).
0 2-way cache enabled
1h Reserved
2h 2-way cache enabled
3h−7h Reserved
Previous GIE (global interrupt enable). Copy of GIE bit at point when
interrupt is taken. Physically the same bit as SGIE bit in the interrupt task
state register (ITSR). Writeable by the MVC instruction.
0 Disables saving GIE bit when an interrupt is taken.
1 Enables saving GIE bit when an interrupt is taken.
Global interrupt enable. Physically the same bit as GIE bit in the task state
register (TSR). Writable by the MVC instruction.
0 Disables all interrupts, except the reset interrupt and NMI (nonmaskable
interrupt).
1 Enables all interrupts.
Control Register File
CPU Data Paths and Control 2-15