Dell PowerEdge C6220 Hardware Owner's Manual page 89

Hardware owner's manual
Hide thumbs Also See for PowerEdge C6220:
Table of Contents

Advertisement

Token
Setup option
025D
Optimizer Mode Memory Operating Mode set to support Optimizer.
025E
Spare Mode
025F
Mirror Mode
Advanced ECC
0260
Mode
Coherent HT
026A
Link Speed
Coherent HT
026B
Link Speed
Active
026E
Processor Cores
Active
026F
Processor Cores
Active
0270
Processor Cores
Active
0271
Processor Cores
Active
0272
Processor Cores
027B
HT Assist
027C
HT Assist
02A1
C1E State
Description
Memory Operating Mode set to support Sparing.
Memory Operating Mode set to support Memory
mirroring.
Memory Operating Mode set to support Advanced ECC,
i.e. Lockstep, Chipkill.
Sets to support HyperTransport 1 specification.
Sets to support HyperTransport 3 specification.
This field controls the number of enabled all of cores in
each processor. By default, the maximum number of cores
per processor will be enabled.
This field controls the number of enabled 6 cores in each
processor. By default, the maximum number of cores per
processor will be enabled.
This field controls the number of enabled 8 cores in each
processor. By default, the maximum number of cores per
processor will be enabled.
This field controls the number of enabled 10 cores in each
processor. By default, the maximum number of cores per
processor will be enabled.
This field controls the number of enabled 12 cores in each
processor. By default, the maximum number of cores per
processor will be enabled.
Allows user the ability to disable the Probe Filter
chipset option from BIOS setup. There are some
applications that may have lower performance with
the chipset feature enabled.
Allows user the ability to enable the Probe Filter chipset
option from BIOS setup. There are some applications that
may have lower performance with the chipset feature
disabled.
The C1-E is enabled by default.
Installing System Components | 89

Advertisement

Table of Contents
loading

Table of Contents