TYAN TEMPEST II Manual
  1. Manuals
  2. Brands
  3. TYAN Manuals
  4. Motherboard
  5. TEMPEST II
  6. Manual
TYAN TEMPEST II Manual

TYAN TEMPEST II Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
1. Introduction
1.1 Preface
S1462 is a Dual Intel Pentium based PC/AT mainboard. With 75MHz thru
166MHz CPU, PCI local bus, EISA bus, it can be used with the fastest PC/
AT systems.
1.2 Key Features
* Single or Dual Pentium based PC/AT compatible mainboard with Intel
Neptune chipset
* 4 Master/Slave PCI Bus slots, 5 EISA Bus slots (4 master).
* Supports Single or Dual Pentium Processors (75MHz thru 166MHz).
* Supports true 64 bits CACHE and DRAM access mode.
* Supports WHITE ZIF Socket 5 socket.
* Supports 256/512 KB 2nd level cache memory, either synchronous or
standard SRAM.
* CPU WRITE-BACK cache operation.
* Supports up to 512 MB DRAM memory on board.
* Supports shadow RAM for BIOS & VIDEO BIOS.
* Shadow RAM cachable function to improve performance.
* Licensed AWARD BIOS or AMI BIOS.
* Flash BIOS support
* On-board NCR SCSI (NC810) BIOS firmware
* RTC and 8KB EISA configuration memory
* BABY AT form factor, 6 layers PCB.
S1642-001-01
1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TEMPEST II and is the answer not in the manual?

Questions and answers

Related Manuals for TYAN TEMPEST II

Summary of Contents for TYAN TEMPEST II

  • Page 1 1. Introduction 1.1 Preface S1462 is a Dual Intel Pentium based PC/AT mainboard. With 75MHz thru 166MHz CPU, PCI local bus, EISA bus, it can be used with the fastest PC/ AT systems. 1.2 Key Features * Single or Dual Pentium based PC/AT compatible mainboard with Intel Neptune chipset * 4 Master/Slave PCI Bus slots, 5 EISA Bus slots (4 master).
  • Page 2 1.3. S1462 Block Diagram Clock Chip 50/66/60 MHz Pentium EISA Slot 75-166MHz PCEB 82375EB/SB 82434NX Pentium 75-166MHz 82374EB/SB PCI SLot Cache SRAM 256/512 KB synchronous or standard SRAM 8 2 4 3 3 N X 8 0 42 DRAM BIOS PCICLKE VESA Slot PCICLKC...

  • Page 3: Hardware Specifications

    1.4 Hardware Specifications * CPU -Single or Dual 3.3V Pentium 75/90/100 MHz Processor. -Single Pentium 120 or 133 MHz Processor -Two 320 pin SPGA Pentium Overdrive Proces- sor (Socket 5) White ZIF Sockets on board. * Coprocessor -Included in Pentium CPU. * Speed -50/60/66 MHz System Bus and 25/30/33 MHz PCI Bus speed.
  • Page 4 1.6 Environment Ambient Temperature 0 to +50 C (operating) Relative Humidity 0 to +85% (operating) Altitude 0 to 10,000 feet (operating) Vibration 0 to 1,000 Hz Voltage 4.9 to 5.2 V S1462-001-01...

  • Page 5: Board Installation

    2. Board Installation. 2.1 Unpacking The mainboard package should contain the following * The S1462 Mainboard * User's Manual * ECU User's Manual * EISA CFG. Utility Diskette The mainboard contains sensitive electric components which can be easily damaged by static electricity, so the mainboard should be left in its original packing until it is installed.

  • Page 6: Installation

    2.2 Installation You are now ready to install your mainboard. The mounting hole pattern on the mainboard matches the IBM-AT system board. It is assumed that the chassis is designed for a standard IBM XT/AT mainboard mounting. Place the chassis of the anti-static mat and remove the cover. Remove the plastic clips, Nylon stand-off and screws for mounting the system board, and keep them separately.
  • Page 7 3. S1462 On Board Resource Setting and Upgrade Guide 3.1 Quick Reference For Jumpers & Connectors (refer Fig. 3.1) * J21/22: 5V Power Connector Power Good Signal 2,10,11,12 VCC (+5V) +12V -12V 5,6,7,8 * J24/J25: 3.3V Power Connector 1,2,3,10,11,12 4,5,6,7,8,9, 3.3V ( J29 needs to be "OFF", if using J24/J25) * J20: Reset Connector...
  • Page 8 * J19: Speaker Connector Data * J16: Turbo Switch Connector "Open" for high speed "Close" for low speed (non-cache) * J17: Turbo LED Connector LED cathode (-) LED anode (+) * J9, J10,J2 and J43: System Speed Selection J43 CPU Speed 75MHz 90MHz 100MHz...
  • Page 9 Figure 3.1 Keyboard Pin1 PWR CON. 5V BIOS AMI/AWARD Pin1 PWR CON. 3.3V 82375 EB/SB 82374 82433 IC Chip EB/SB 82433 256 KB Synchronized SRAM IC Chip 82434 512 KB Cache Size Socket 5 A Socket 5 B Clock P54C Flash Chip P54C...

  • Page 10: Dram Installation

    3.2 DRAM Installation The mainboard can be installed with 1/2/4/8/16/32/64 MB 72 pins/70 ns DRAM SIMM module. The DRAM memory system consists of 4 banks (0-3). Each bank requires 2 SIMM modules to achieve 64 bit bus transfer and proper operation. The total memory size can be from 2MB to 512MB. Various DRAM configurations are shown on the table following this page.
  • Page 11 SIMM SIMM SIMM SIMM SIZE SIZE SIZE SIZE BNK0 BNK1 BNK2 BNK3 4MB*2 (1MB*2) (1MB*2) (1MB*2) 10MB 12MB 14MB 4MB*2 (2MB*2) (2MB*2) (2MB*2) 12MB 16MB 20MB 4MB*2 (4MB*2) (4MB*2) (4MB*2) 16MB 24MB 32MB 4MB*2 (8MB*2) (8MB*2) (8MB*2) 24MB 40MB 56MB 4MB*2 (16MB*2) (16MB*2) (16MB*2) 40MB...
  • Page 12 SIMM SIMM SIMM SIMM SIZE SIZE SIZE SIZE BNK0 BNK1 BNK2 BNK3 32MB*2 (1MB*2) (1MB*2) (1MB*2) 64MB 66MB 68MB 70MB 32MB*2 (2MB*2) (2MB*2) (2MB*2) 64MB 68MB 72MB 76MB 32MB*2 (4MB*2) (4MB*2) (4MB*2) 64MB 72MB 80MB 88MB 32MB*2 (8MB*2) (8MB*2) (8MB*2) 64MB 80MB 96MB...

  • Page 13: Single Cpu Installation

    3.3. Single CPU Installation Seven types of CPU (75-166 MHz) can be used on S1462. The J9, J10, J2 and J43 jumper will set up the system frequency generator for the CPU on board. The following table and procedures tell how to install the CPU.
  • Page 14 3.4 Installing a Second Pentium The mainboard can operate with either one or two Pentium proces- sors installed. In the Single Processor mode, with a Pentium P54C installed in the lower socket, the mainboard will operate like a normal single Pentium system.

  • Page 15: Operating Systems

    Make sure the ZIF socket lever is up. To raise the lever, pull it out to the side a little and raise it as far as it will go. The top plate will slide back Align the CPU and socket Pin 1 corners. The pins on the bottom should align with the rows of holes in the socket.
  • Page 16 3.6 Upgrading Cache Memory (Standard SRAM Only) Standard on S1462 is a 256KB 2nd level cache. It uses 8 32K*8 SRAM's You can upgrade the cache to 512KB to improve system performance. It uses 64K*8 SRAM's. NOTICE: The 64K*8 SRAM chip is longer in length than the 32K*8 chip.

  • Page 17: Speaker Connector Installation

    3.7 Synchronouse SRAM Cache Memory The synchronous SRAM can not be upgraded. Standard SRAM and Syn- chronous SRAM can not be installed at the same time. Once installed with the Synchronous SRAM, the standard SRAM must be removed. The table below is the configuration sizes of the SRAM: SRAM Cache Size Number and Size 256 KB...

  • Page 18: Turbo Led Connector Installation

    3.11 Turbo LED Connector Installation The TURBO LED on panel can indicate the current speed states of sys- tem. The TURBO LED connector should be installed to J17 in the correct direcion. 3.12 Hardware Reset Switch Connetor Installation The RESET switch on panel provides users with the HARDWARRE RE- SET functinon which is almost the same as power on/off.
  • Page 19 3.14 Peripheral Device Installation After controller jumpers setup, the mainboard can be mounted onto the case. Then install the peripheral controller, display interface, and the disk controller. If the PCI-Bus device is to be installed in the system, any one of the four PCI-Bus slots can be used no matter Slave or Master PCI-Bus device being installed.

  • Page 20: Connecting The Power Supply

    3.16 Connecting the Power Supply There are two system power supply connectors on the mainboard. One is for a 5 volt power supply, and the other is used for the 3.3 volt power supply. If the power suply in a 3.3 volt mode, you can connect the leads to the 3.3 volt connector.
  • Page 21 Align the plastic guide pins on the lead to their receptacles on the connec- tor. You may need to hold the lead at an angle to line it up.Once you have the guide pins aligned, press the lead connector so that the plastic clips on the lead snap into place and secure the lead to the connector.

  • Page 22: Bios Configuration

    4. BIOS Configuration Award's BIOS ROM has a built in setup program that allows the user to modify the basic system's configuration. This type of information is stored in the battery-backed CMOS SRAM so that it retains the Setup information 4.1.

  • Page 23: Control Keys

    4.2. Control Keys S1642-001-01...
  • Page 24 4.3. Getting Help 4.3.1. Main Menu The on-line description of the highlighted setup function is displayed at the bottom of the screen. 4.3.2. Setup Page menu/Option Page Setup Menu Press F1 to pop up a small help window that describes the appropriate keys to use and the possible selections for the highlighted item.
  • Page 25 * Standard CMOS setup This setup page includes all the items in a standard compatible BIOS. BIOS features setu This setup page includes all the items of Award's special enhanced fea- tures. * Chipset features setup This setup page includes all the items of chipset special features. * PCI slot configuration This setup page includes the configurations of PCI slot parameters.

  • Page 26: Standard Cmos Setup Menu

    4.5. Standard CMOS Setup Menu The items in Standard CMOS Setup Menu (Figure 4.2) are divided into 9 categories. Each category includes no, one or more than one setup items. Use the arrows to highlight the item and use the <PgUp>or <PgDn> keys to select the value you want in each item.
  • Page 27 * Drive C type/Drive D type The category identifies the types of hard disks, C or D drive that have been installed in the computer. There are 46 predefined types and a user definable type. Type 1 through 46 are predefined. Type User is user-defin able.

  • Page 28: Base Memory

    * Video This category detects the type of adapter used for the primary system monitor that must match your video display card monitor. Although secondary monitors are supported, you do no have to select the type in setup. EGA/VGA Enhanced Graphics Adapter/Video Graphics Array. For EGA, VGA, SVGA, or PGA monitor adapters.

  • Page 29: Expanded Memory

    Expanded Memory Expanded Memory is the memory defined by Lotus/Intel/ Microsoft (LIM) standard as EMS. Many standard DOS applications can not utilize memory above 640K, the Expanded Memory Specification (EMS) swaps memory not used by DOS with a section, or frame, so these applications can access all of the system memory.
  • Page 30 * Virus warning This category flashes on screen. During and after the system boot up, any attempt to write to the boot sector or the partition table of the hard disk drive will halt the system and the following error message will appear.
  • Page 31 * Boot Up Floppy Seek During POST, BIOS will determine if the floppy disk drive installed is 40 or 80 tracks. 360K type is 40 tracks while 720K, 1.2M and 1.44M are all 80 tracks. The default is Enabled Enabled BIOS searches for floppy disk drive to determine if it is 40 or 80 tracks, note that the BIOS can not tell from 720K, 1.2M or 1.44M drive type as they are all 80 tracks...

  • Page 32: Chipset Features Setup

    * Security Option This category allows you to limit access to the system setup, or just setup. The default value is Setup System The system will not boot and access to Setup will be denied if the correct password is not entered at the prompt Setup The system will boot, but access to setup will be denied if the password is not entered at the prompt...
  • Page 33 * CPU To DRAM Write Buffer This is the Optimum setting for this mainboard. * CPU To PCI Write Buffer this is a performance enchancement feature. The "Disabled" setting will significantly reduce performance. * System BIOS Cacheable, and Video BIOS Cacheable These settings make the system and video BIOSes cached.

  • Page 34: Pci Slot Configuration

    4.8 PCI Slot Configuration ROM EISA BIOS PCI SLOT CONFIGURATION AWARD SOFTWARE, INC. Slot1 Using INT# : INTA Slot2 Using INT#: INTB Slot3 Using INT#: INTC Slot4 Using INT#: INTD 1st Available IRQ#: 2rd Available IRQ#: 3rd Available IRQ# 4th Available IRQ# PCI IRQ Actived By: Level PCI IDE IRQ Map To:...
  • Page 35 *1st Available IRQ# *2nd Available IRQ# *3rd Available IRQ# *4th Available IRQ# Select four Available IRQs assigned to PCI slots INT *PCI IRQ Actived By: Select the PCI IRQ Active scheme either LEVEL or EDAGE. Default is LEVEL. *PCI IDE IRQ Map To: Select the IDE IRQ Map to ISA IRQ# *Primary IDE INT# Select the Primary IDE disk controller uses the PCI INT#.

  • Page 36: Load Setup Defaults

    4.9. LOAD SETUP DEFAULTS ROM EISA BIOS CMOS SETUP UTILITY AWARD SOFTWARE INC. STANDARD CMOS SETUP PASSWORD SETTING BIOS FEATURED SETUP IDE HDD AUTO DETECTION CHIPSET FEATURES SETUP DAVE & EXIT SETUP Load Setup Defaults (Y/N)? N PCI SLOT configuration EXIT WITH OUT SAVING LOAD SETUP DEFAULTS ESC : Save &...
  • Page 37 RAM EISA BIOS CMOS SETUP UTILITY AWARD SOFTWARE, INC. STANDARD CMOS SETUP PASSWORD SETTING BIOS FEATURED SETUP IDE HDD AUTO DETECTION CHIPSET FEATURES SETUP DAVE & EXIT SETUP Enter Password PCI SLOT CONFIGURATION EXIT WITH OUT SAVING LOAD SETUP DEFAULTS ESC : Save &...

  • Page 38: Save And Exit Setup

    4.11. IDE HDD AUTO DETECTION ROM EISA BIOS (2B597G00) CMOS SETUP UTILITY AWARD SOFTWARE, INC. CYLS. HEAD PRECOMP LANZONE SECTORS Drive C: (202 Mb) 65535 Do you want to accept this as drive C (Y/N)? Esc:Skip Type "Y" to accept the H.D.D parameter reported by BIOS. Type "N" to keep the old H.D.D parameter setup.

  • Page 39: Keyboard Setting Function

    Type "Y" will quit the Setup Utility and save the user setup value to RTC CMOS SRAM. Type "N" will return to Setup Utility. 4.14. KEYBOARD SETTING FUNCTION After booting the O.S., there are some special functions used by the key- board as follows: "CTRL_ALT_DEL"...

  • Page 40: Amibios And Winbios

    5.0 AMIBIOS and WINBIOS WINBIOS Setup has a graphical user interface that permits mouse access , and is so compact that it can reside on the same ROM as the system BIOS. The system configuration parameters are set via WINBIOS Setup. Since WINBIOS Setup resides in the ROM BIOS, it is available each time the computer is turned on.

  • Page 41: Advanced Setup

    Primary Master Primary Slave Select one of these hard disk drive Icons to configure the drive named in the option. WINBIOS supports up to four IDE hard disk drives: the pri- mary master, primary slave, secondary master and secondary slave. If the hard disk drive is an IDE drive, select DETECT PRIMARY or DETECT SLAVE from the Utility Setup Option Section of the WINBIOS Setup Main Menu to have WINBIOS automatically detect the IDE drive param-...
  • Page 42 Primary Display Configure the type of monitor attached to the computer. The Optimal and Fail-Safe default settings are VGA/EGA Above 1 MB Memory Test When Enabled, the BIOS memory test is performed on all system memory. When this option is set to Disable, the memory test is done only on the first 1 MB of system memory.
  • Page 43 Floppy Driver Seek At Boot When Enabled, WINBIOS performs a Seek command on the floppy drive A: before booting the system. The Optimal and Fail-Safe default settings are Enable. Floppy Driver Swapping The settings are Enable or Disable. The Optimal and Fail-Safe default settings are Disable.
  • Page 44 Video Shadow C000, 32K When Enabled, the video ROM areas from C0000h-C7FFFh are copied ( Shadowed) to RAM for faster execution. The Optimal and Fail-Safe default settings are Disable. Shadow C8000, 16K Shadow CC000, 16K Shadow D0000, 16K Shadow D4000, 16K Shadow D8000, 16K Shadow DC000, 16K Enables shadowing of the contents of the ROM area named in...

  • Page 45: Chipset Setup

    5.3 Chipset Setup The WINBIOS Setup Options described in this section are selected by choosing the Chipset Setup Icon from the WINBIOS Setup main menu. Base Memory Size This option specifies the size of the base memory. The Optimal and Fail-Safe default settings are 640KB. VGA Palette Snooping Set to Enable if the computer has an ISA adapter card that requires palette snooping.
  • Page 46 5.4 Utility Setup The WINBIOS Setup Options described in this section are selected by choosing the Utility Setup Icon Dectect Master When select this ICON, the WINBIOS will do the automati- cally dectect of the Master IDE disk drive parameters and report to Standard Setup Primary Master Manu.

  • Page 47: Eisa Configuration Utility

    Optimal Setting The Optimal default setting is the best-case values that should optimize system performance. If CMOS RAM is corrupted, the Optimal setting is loaded automatically. Fail-Safe Setting The Fail-Safe settings provide far from optimal system perfor- mance, but are the most stable settings. Use this option as a diagnostic aid if the system is behaving erratically 6.0 EISA CONFIGURATION UTILITY The Extended Industry Standard Architecture (EISA) Configuration Utility...
  • Page 48 7.0 Flash Writer Utility (Award) Your mainboard comes with a utility to upgrade the BIOS. The BIOS is stored on a ‘flash’ EPROM BIOS ROM chip on the mainboard that can be erased and reprogrammed. This is what the Flash Memory Writer (FMW) utility does.
  • Page 49 To reprogram the System BIOS, you must first do the following: 1. Check the jumper J18 setting. For “5V Flash EPROM”, short pins 2 & 3 on J18. For 12V Flash EPROM, short pins 1 & 2 on J18 The standard version of this mainboard uses a 12 volt flash chip.
  • Page 50 Once you have satisfied the two requirements mentioned above, you can run FMW. You can copy the contents of the “Flash” directory to your hard drive, or you can the utility from a backup of the support floppy disk. Make sure the new BIOS file is in the same directory as the FMW utility.

  • Page 51: At Technical Information

    8.0 AT TECHNICAL INFORMATION 8.1 I/O BUS CONNECTOR PIN OUT 81.1 ISA SLOT PIN OUT -I/O CH CHK -MEMC16 SBHE SD07 -I/OCS16 LA23 RESET SD06 IRQ10 LA22 SD05 IRQ11 LA21 IRQ9 SD04 IRQ12 LA20 SD03 IRQ15 LA19 DRQ2 SD02 IRQ14 LA18 -12V SD01...
  • Page 52 8.1.2. EISA SLOT PIN OUT -CMD -START EXRDY -EXE32 -EX16 SD17 SD16 SLBURST SD19 SD18 MSBURST +12V SD20 M-IO SD22W SD21 -LOCK SD23 SD25 SD24 SD26 SD28 SD27 -EBE3 SD29 -EBE1 -EBE2 SD30 LA31 EBE0 SD31 -HMERQX -HMACK LA30 LA28 -LA29 LA27 LA25...

  • Page 53: Pci-Bus Slot Pin Out

    8.1.3. PCI-BUS SLOT PIN OUT -12V +12V INT#A INTB# INT#C INTD# PST#1 PST#2 RST# GNT# REQ# AD_31 AD_30 AD_29 AD_28 AD_27 AD_26 AD_25 AD_24 CBE#3 IDSEL AD_23 AD_22 AD_21 AD_20 AD_19 AD_18 AD_17 AD_16 CEB#2 FRAME# IRDY# STOP# DEVSEL# SDONE LOCK# SBO# PERR#...

  • Page 54: Timer & Dma Channel Map

    8.2. TIMER & DMA CHANNEL MAP TIMER MAP: TIMER Channel-0 system timer interrupt TIMER Channel-1 DRAM REFRESH request TIMER Channel-2 SPEAKER tone generator DMA CHANNELS: DMA Channel-0 Available DMA Channel-1 IBM SDLC DMA Channel-2 FLOPPY DISK adapter DMA Channel-3 Available DMA Channel-4 Cascade for DMA controller 1 DMA Channel-5 Available DMA Channel-6 Available...

  • Page 55: Rtc & Cmos Ram Map

    8.4 RTC & CMOS RAM MAP RTC & CMOS: Seconds Seconds alarm Minutes Minutes alarm Hours Hours alarm Days of the week Days of the month Month Year Status register A Status register B Status register C Status register D Diagnostic status byte Shutdown byte Floppy DISK drive type byte...

  • Page 56: Appendix A: Post Codes

    Appendix A: Post Codes EISA POST codes are typically output to port address 300h. ISA POST codes are typically output to port address 80h ( Award BIOS) POST N a m e specific-Cache control Turen Chipset Processor Status FLAGS) Verification. C a c h e Processor Test...
  • Page 57 Initialize Keyboard Detect kind keyboard controller (optional). NUM_LOCK status Initialize video Detect clock. Read CMOS location i n t e r f a c e find type video use. Detect initialize Video adapter. test video memory Test Video memory, write sign-on message screen.
  • Page 58 Initialize floppy drive Initialize floppy disk drive and and drives controller initialize hard drive Initialize hard drive and any drives controller detect initialize Initialize any serial and parallel portss (also serial parallel g a m e p o r t ) ports r e s e r v e d detect...

  • Page 59: Appendix B: Post Codes (Ami) . The Following Is The Checkpoint List In Ami Runtime Compressed Winbios In Order Of Execution

    Appendix B: Post Codes (AMI) The Following is the checkpoint list in AMI runtime compressed WINBIOS in order of execution. NMI is disable. Power on delay starting. Power on delay complete Going to enable ROM, disable cache if any. Calculating ROM BIOS checksum. ROM BIOS checksum passed.
  • Page 60 Processor register test about to start.and NMI to be Init. 02 NMI is disable, power on delay starting. 03 Power on delay complete. To check soft reset/power on. 05 Soft reset/power on determined. Going to disable Cache. 06 Post code to be uncompressed. 08 Post code is uncompressed.
  • Page 61 23 Base 64K test passed. Going to set BIOS stack and to do any setup before Interrup vector Init. 24 Setup required before Vector Init. complete. Interrupt vector Init. about to begin. 25 Interrupt Vector Init. done. Going to read input of 8042 for Turbo SW.
  • Page 62 39 Display different BUSes Init. error message. 3A New cursor position read and saved. Going to display Hit <DEL> messsage. 3B Hit <DEL> message display. Virtual mode memory test about to start. 40 Going to prepare the descriptor table. 42 Descriptor tables prepared.Going to enter in vitual mode for memory test.
  • Page 63 50 Memory testing, init. below 1M complete. Going to adjest display memory size for relocation and shadow. 51 Memory size display adjusted due to relocation, shadow. Memory test above 1M to follow. 52 Memory testing/Init. above 1M complete. Going to save memory size information.
  • Page 64 83 Command byte written, Global data init. done. About to check for lock key. 84 Lock key ckeck over. About to check for memory size mis match with CMOS. 85 Memory size check done. About to display soft error and check for password or bypass setup.
  • Page 65 9A Return after seting timer and printer base address. Going to set the RS-232 badse address. 9B Return after RS-232 Base address. Going to do any Inint. before CO-processor test. 9C Required Init. before co-processor is over. Going to init. the co-processor next.

  • Page 66: Appendix C: Beepcode (Ami)

    Appendix C: BeepCode (AMI) The following beep code would be heard on power on. Beep Code Meaning DRAM refresh failure Parity failure Base 64K RAM failure System Timer Failure Processor failure KB Gate A20 error Virtual Mode exeception error Display Memory R/W test failure ROM BIOS checksum failure CMOS shutdown register R/W failure.
  • Page 67 S1642-001-01...

This manual is also suitable for:

Tempest ii s1462

Table of Contents