Cypress CapSense CY8C20396 Specification Sheet page 8

Pinouts
The CY8C20x36/46/66, CY8C20396 PSoC device is available in a variety of packages which are listed and illustrated in the following
tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, and
XRES are not capable of Digital IO.
16-Pin QFN
Table 2. Pin Definitions - CY8C20236, CY8C20246 PSoC Device
Type
Pin
Name
No.
Digital Analog
1 IO I P2[5] Crystal output (XOut)
2 IO I P2[3] Crystal input (XIn)
3 IOHR I P1[7] I2C SCL, SPI SS
4 IOHR I P1[5] I2C SDA, SPI MISO
5 IOHR I P1[3] SPI CLK
6 IOHR I P1[1] ISSP CLK
7 Power Vss
8 IOHR I P1[0] ISSP DATA
9 IOHR I P1[2]
10 IOHR I P1[4] Optional external clock
11 Input XRES Active high external reset with
12 IOH I P0[4]
13 Power Vdd
14 IOH I P0[7]
15 IOH I P0[3] Integrating input
16 IOH I P0[1] Integrating input
LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.
Notes
1. These are the ISSP pins, which are not High Z at POR (Power On Reset).
2. During power up or reset event, device P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter any issues.
Document Number: 001-12696 Rev. *D
Description
[1]
, I2C SCL, SPI
MOSI
Ground connection
[1]
, I2C SDA, SPI
CLK
(EXTCLK)
internal pull down
Supply voltage
CY8C20x36/46/66, CY8C20396
[2]
Figure 2. CY8C20236, CY8C20246 PSoC Device
AI, XOut, P2[5] 1
2
AI, XIn, P2[3]
AI, I2C SCL, SPI SS, P1[7] 3
AI, I2C SDA, SPI MISO, P1[5] 4
P0[4], AI
12
QFN
XRES
11
(Top View)
10
P1[4], EXTCLK, AI
9
P1[2], AI
Page 8 of 34
[+] Feedback