Table of Contents
Advertisement
SDRAM RAS Precharge Time
Defines the length of time for SDRAM Row Address Strobe is allowed
to precharge.
The Choice: 2, 3.
SDRAM CAS latency Time
Define the length of time for SDRAM CAS latency time.
The Choice: 2, 3.
SDRAM Precharge Control
Defines the length of time for Row Address Strobe is allowed to
precharge.
The Choice: Disable, Enable.
DRAM Data Integrity Mode
Select Parity or ECC (error-correcting code), according to the type of
installed DRAM.
The Choice: Non-ECC, ECC.
System BIOS Cacheable
Select Enabled allows caching of the system BIOS ROM at
F000h-FFFFFh,
resulting in better system performance. However, if any program
writes to this memory area, a system error may result.
Item
Enabled
Video BIOS Cacheable
Select Enabled allows caching of the video BIOS ROM at
C0000h-F7FFFh, resulting in better video performance. However, if
any program writes to this memory area, a system error may result.
Description
BIOS access cached
4-51
Advertisement
Table of Contents
