Alinx UltraScale+ AXU4EV-P User Manual page 15

Fpga development board
Table of Contents

Advertisement

of 1GB. The maximum operating speed of the DDR4 SDRAM on the PS side
can reach 1200MHz (data rate 2400Mbps), and the 4 DDR4 storage systems
are directly connected to the memory interface of the PS BANK504. The
highest operating speed of the DDR4 SDRAM on the PL side can reach
1066MHz (data rate 2133Mbps), and a piece of DDR4 is connected to the
BANK64 interface of the FPGA. The specific configuration of DDR4 SDRAM is
shown in Table 2-3-1 below:
Bit Number
U12,U14,U15,U16
The hardware design of DDR4 requires strict consideration of signal
integrity. We have fully considered the matching resistor/terminal resistance,
trace impedance control, and trace length control in circuit design and PCB
design to ensure high-speed and stable operation of DDR4.
The hardware connection of DDR4 SDRAM on the PS Side is shown in
Figure 2-3-1:
Figure 2-3-1: DDR3 DRAM schematic diagram
15 / 66
ZYNQ Ultrascale + FPGA Board AXU4EV-P User Manual
Chip Model
MT40A512M16LY-062E
Table 2-3-1: DDR4 SDRAM Configuration
Capacity
Factory
512M x 16bit
www.alinx.com
Micron

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the UltraScale+ AXU4EV-P and is the answer not in the manual?

Table of Contents