Quectel BG772A-GL Hardware Design page 27

Table of Contents

Advertisement

Other Interface Pins
Pin Name
Pin No.
W_DISABLE#*
41
AP_READY*
77
PON_TRIG*
72
GRFC Interfaces*
Pin Name
Pin No.
GRFC1
83
GRFC2
94
RESERVED Pins
Pin Name
Pin No.
RESERVED
4, 29, 36, 48–50, 67–69, 71, 80–81, 87,91
NOTES
1. When the module starts up normally, to ensure full-function mode, the minimum power supply voltage
should be higher than 3.1 V.
2. The input voltage range of USB_VBUS is 1.19–2.0 V.
3. USBPHY_3P3 and USBPHY_3P3_EN pins are used for USB PHY circuits.
4. ADC input voltage must not exceed 1.8 V.
5. Keep all RESERVED pins and unused pins unconnected.
6. PCM and I2C interfaces are for VoLTE* only.
BG772A-GL_Hardware_Design
I/O
Description
Airplane mode
DI/PU
control
Application
DI/PU
processor ready
Wake up the
DI/NP
module from PSM
I/O
Description
Generic RF
DO/PD
controller
Generic RF
DO/PD
controller
I/O
Description
LPWA Module Series
BG772A-GL Hardware Design
DC
Comment
Characteristics
Pulled up by default.
When it is at low
voltage level, the
1.8 V
module can enter
airplane mode.
If this pin is unused,
keep it open.
If this pin is unused,
1.8 V
keep it open.
Wakeup active high for
minimum assertion
time 100 μs.
1.8 V
No pulled by default.
If this pin is unused,
keep it open.
DC
Comment
Characteristics
1.8 V
If this pin is unused,
keep it open.
1.8 V
DC
Comment
Characteristics
Keep these pins open.
26 / 75

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lpwa module series

Table of Contents