Supermicro X12STD-F User Manual page 61

Table of Contents

Advertisement

Chapter 4: BIOS
Race to Halt (RTH)
Use this feature to enable Race to Halt, which dynamically increases CPU frequency in
order to enter the package C-State faster. This will reduce overall power consumption. The
options are Disabled and Enabled.
Intel ® Speed Shift Technology
Use this feature to enable or disable Intel Speed Shift Technology support. When this feature
is enabled, the Collaborative Processor Performance Control (CPPC) version 2 interface
will be available to control CPU P-States. The options are Disabled, Native Mode, and
Out of Band Mode.
Per Core P State OS Control Mode
Use this feature to enable Per Core P State OS control mode. The options are Disabled
and Enabled.
HwP Autonomous Per Core P State
Use this feature to enable Per Core for P State. The options are Disabled and Enabled.
HwP Autonomous EPP Grouping
Use this feature to enable EPP grouping. The options are Disabled and Enabled.
Turbo Mode
Select Enable for processor cores to run faster than the frequency specified by the
manufacturer. The options are Disabled and Enabled.
Power Limit 1
Use this feature to enable or disable platform power limit 1 programming. The options are
Disabled and Enabled.
Power Limit 2
Use this feature to enable or disable platform power limit 2 programming. The options are
Disabled and Enabled.
Power Limit 3 Override
Select Enabled to support average power limit (PL3) override. The options are Disabled
and Enabled.
Power Limit 4 Override
Select Enabled to support average power limit (PL4) override. The options are Disabled
and Enabled.
C-States
Use this feature to enable the C-State of the CPU. The options are Disabled and Enabled.
61

Advertisement

Table of Contents
loading

Table of Contents