Ads1285Evm-Pdk Software Reference; Evm Gui Global Settings For Adc Control; Figure 8-1. Evm Gui Global Input Parameters - Texas Instruments ADS1285EVM-PDK User Manual

ADS1285EVM-PDK Software Reference

8 ADS1285EVM-PDK Software Reference

8.1 EVM GUI Global Settings for ADC Control

Although the EVM GUI does not allow direct access to the levels and timing configuration of the ADC digital
interface, the EVM GUI does give users high-level control over many other functions of the ADS1285, including:
internal clock dividers, oversampling ratio (OSR), and number of samples to be captured.
the input parameters of the GUI (as well as their default values) through which the various functions of the
ADS1285 can be exercised.
There are four pages available in the ADS1285EVM-PDK GUI. The information area displays the results of each
of the pages. Each of these pages display a different control or measurement of the device. The Register Map
Config page reads and writes the registers of the device. The Time Domain Display page collects a set of data
from the device and displays the result. The Spectral Analysis page can compute the FFT of the collected data,
and the Histogram Analysis page shows a histogram of the collected data and displays basic statistics of the
result.
The Single Commands section allows for direct control of the device for three basic functions. First, the Reset
button sends a signal to the RESET pin to reset the device. The Standby button puts the device into a low-
power state where all channels are disabled, and the reference and other non-essential circuitry are powered
down. The Wakeup button exits standby mode.
The Interface Configuration section also sets the data rate by setting the internal clock dividers and OSR
in the ADC. Finally, this section can set the power modes in the registers. The ADS1285 has three power
modes (low-power, mid-power, and high-power) that are configured in the CONFIG0 register (bits 7-6). This
configuration is used in conjunction with the jumper settings of JP8 for the CLK pin, as outlined in
The Clock and Sampling Rate section allows the user to specify a target SCLK frequency (in Hz) and the
GUI tries to match this frequency as closely as possible by changing the PHI PLL settings, but the achievable
16 ADS1285EVM-PDK Evaluation Module

Figure 8-1. EVM GUI Global Input Parameters

Copyright © 2022 Texas Instruments Incorporated
Figure 8-1
Section
SBAU394A – APRIL 2022 – REVISED SEPTEMBER 2022
Submit Document Feedback
www.ti.com
identifies
3.2.