XESS XSV Manual page 26

Table of Contents

Advertisement

7
7
10
XC95108
CPLD
LED
Virtex
FPGA Pin
SL0
177
SL1
167
SL2
163
SL3
156
SL4
145
SL5
138
SL6
134
SR0
124
SR1
132
SR2
133
SR3
139
SR4
141
SR5
144
SR6
147
B0
152
B1
154
B2
157
B3
160
B4
162
B5
169
B6
168
8
S6
S5
S2 S3
S0
8
S6
S5
S2 S3
S0
7
7
10
Virtex
FPGA
XC95108
Flash RAM
CPLD Pin
Function
32
D0
33
D1
34
D2
35
D3
36
D4
37
D5
39
D6
40
D7
16
A0
17
A1
18
A2
19
A3
20
A4
23
A5
24
A6
25
A7
27
A8
28
A9
29
A10
30
A11
49
A12
25
S4
S1
S4
S1

Advertisement

Table of Contents
loading

Table of Contents