Reset & Power Supply Supervisor; Power On Reset (Por) / Power Down Reset (Pdr); Figure 2. Power Supply Scheme; Figure 3. Power On Reset/Power Down Reset Waveform - ST STM32F10 Series Application Note

Power supplies
Figure 2.
1. Optional. If a separate, external reference voltage is connected on V
1 µF) must be connected.
2. V + is either connected to V
REF
1.3 Reset & power supply supervisor
1.3.1

Power on reset (POR) / power down reset (PDR)

The device has an integrated POR/PDR circuitry that allows proper operation starting from
2 V.
The device remains in the Reset mode as long as V
V
POR/PDR
power on/power down reset threshold, refer to the electrical characteristics in the
STM32F101xx and STM32F103xx datasheets.
Figure 3.
8/23
Power supply scheme
V
BAT
V
Battery
V
DD
5 × 100 nF
+ 1 × 10 µF
DDA
, without the need for an external reset circuit. For more details concerning the
Power on reset/power down reset waveform
V
DD
RESET
STM32F10xxx
BAT V
REF+
V
DDA
V
SSA
V
DD 1/2/3/4/5
V
REF–
V
SS 1/2/3/4/5
or to V .
REF
DD
POR
40 mV
hysteresis
Temporization
t
RSTTEMPO
AN2586 - Application note
V
REF
10 nF + 1 µF
V
DD
(note 1)
10 nF + 1 µF
ai14363
, the two capacitors (10 nF and
REF+
is below a specified threshold,
PDR
ai14364