Table 7.6. Expansion Header Pin Information (J6) - Lattice Semiconductor MachXO2280 Breakout Board User Manual

MachXO 2280 Breakout Board Evaluation Kit
Evaluation Board User Guide

Table 7.6. Expansion Header Pin Information (J6)

Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
© 2011-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
18
Function
VCIO_extB7
GND
VCIO_extB6
GND
VCIO_extB5
GND
VCIO_extB4
GND
VCIO_extB3
GND
VCIO_extB2
GND
VCIO_extB1
GND
VCIO_extB0
GND
NC
NC
NC
NC
NC
PT15A
NC
PT15B
NC
PT15C
NC
PT15D
PT7C
PT16A
PT7D
PT16B
PT8C
PT16C
PT8D
PT16D
NC
GND
NC
GND
MachXO 2280 Ball
G6
n/a
J6
n/a
L7
n/a
L9
n/a
J11
n/a
G11
n/a
F9
n/a
F7
n/a
NC
NC
NC
NC
NC
E10
NC
E11
NC
B13
NC
C13
A6
B14
A7
C14
B8
A15
C8
B15
NC
n/a
NC
n/a
FPGA-EB-02038-1.2