Table 7.3. Expansion Header Pin Information (J3) - Lattice Semiconductor MachXO2280 Breakout Board User Manual

Table 7.3. Expansion Header Pin Information (J3)

Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
© 2011-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02038-1.2
MachXO 2280 Breakout Board Evaluation Kit
Function
PL2A_LV_T
PL11A_LV_T
PL2B_LV_T
PL11B_LV_C
GND
GND
PL3A_LV_T
PL12A_LV_T
PL3B_LV_C
PL12B_LV_C
GND
GND
PL4A_LV_T
PL13A_LV_T
PL4B_LV_C
PL13B_LV_C
GND
GND
PL5A_LV_T
PL15A_LV_T
PL5B_LV_C
PL15B_LV_C
GND
GND
PL7A_LV_T
PL16A_LV_T
PL7B_LV_C
PL16B_LV_C
Evaluation Board User Guide
MachXO 2280 Ball
E4
H2
E5
J2
n/a
n/a
F5
J1
F6
K1
n/a
n/a
E3
L1
E2
M1
n/a
n/a
B1
L3
C1
M3
n/a
n/a
F2
J4
G2
J5
15