Digi Connect Wi ME 9210 Hardware Reference Manual page 24

Logic Analyzer Header, P3
The Logic Analyzer Header is a 20-pin male vertical header that is labeled P3 on the development
board. The header is for connecting a digital signal analyzer (for example, a logic analyzer) to the
development board. See the following figure for pin orientation; see the following table for pin
assignments.
Note:
Logic Analyzer Header Pin Orientation
Pin Pin
1 2
V_Ether+ V_Ether-
Pin 11 Pin 12
GPIO-2 GPIO-3
The figure shows the connector using the same orientation as shown in the figure titled
"Board Layout and Connector Locations:" on page 15.
Logic Analyzer Header Pin Assignments
Pin 3 Pin 4 Pin 5
Not Not
Connected Connected Connected
Pin 13 Pin 14 Pin 15
GPIO-1 /RST
Pin 6 Pin 7
Not Not
RXD
Connected
Pin 16 Pin 17
See "Power and Device
Interface Connector Pin
3.3v GND
Assignments" on page 9
Pin
Pin 8
9
TXD GPIO-4
Pin 18 Pin 19
Reserved
for details.
Pin
10
GPIO-5
Pin 20
/INIT
2 4
      