Table of Contents
Advertisement
NXP Semiconductors
2.2.2 VIO/VBUF connections (UJA1161A/62A-EVB)
UM11379
User manual
A V
supply is needed for the digital IOs. The V
IO
interface supply voltage. V
The BUF voltage is generated automatically by the internal voltage source when needed
for CAN bus communication. Detailed information on the functionality and operation of
the UJA1161A and UJA1162A can be found in the data sheets and application hints (see
Section
7).
Table 4. VIO/BUF connections
UJA1161A, UJA1162A
VIO (pin 5)
BUF (pin 3)
The VIO supply can be connected to either J3 or J5. The BUF signal is available on J3.
J3 is located on the top of the evaluation board and J5 is mounted on the bottom. The J5
connector pin arrangement follows the Arduino Uno pinout order, allowing the UJA1161A-
EVB and UJA1162A-EVB to be connected directly to a variety of NXP MCU evaluation
boards. Decoupling capacitors C3 and C8 are provided to stabilize the voltages on VIO
and BUF and to remove noise.
UJA1161A
UJA1162A
Figure 3. VIO/BUF supply connection options (relevant for UJA1161A/62A only)
All information provided in this document is subject to legal disclaimers.
is not needed in Sleep mode.
IO
UJA1161A-EVB, UJA1162A-EVB
J3-09 or J5-03: connect MCU-compatible supply voltage
J3-08: no external supply needed; generated by the device when
needed for CAN bus communication
VIO(p5)
VIO
BUF(p3)
BUF
C8
4.7 µF
GND(p2)
GND
Rev. 1 — 23 April 2021
UJA116xA evaluation boards
voltage must be aligned with the MCU
IO
J3
R10
0 Ω
C3
10 nF
UM11379
J5
VIO
GND
aaa-040306
© NXP B.V. 2021. All rights reserved.
7 / 56
Advertisement
Table of Contents
