2.9
Expansion Connectors
The Zynq 7Z045 Mini-Module Plus Development Board connects to the Mini-Module Plus
Baseboard 2 via two 120 pin connectors referenced on the board as JX1 and JX2. These two
connectors provide all of the power required to operate the module as well as provide I/O to the
baseboard's peripheral interfaces. The baseboard peripheral interfaces the module has access to
are the high speed gigabit transceiver channels such as PCI Express x4, SFP, SMA, and Display
port. Additionally the baseboard's FMC low pin count (LPC) Mezzanine Card expansion connector,
dual PMOD, USB-UART, SD card, clock generators, user LEDs, user dip switches and
configuration JTAG are mapped to these connectors and connected to the 7Z045 AP SoC. Refer
to the Mini- Module Plus Baseboard 2 User's Guide for detailed information about these interfaces.
Together the two connectors provide 132 I/O and 8 Giga-bit transceiver lanes to the baseboard.
Below are tables that describe the signals on the JX1 and JX2 connectors, 7Z045 pin assignments,
and the signal mapping to the baseboard.
BB2 Connector
I/O Connector
Signal Name
Signal Name
JTAG_TDI
MMP_JTAG_TDI
FMC1-LA29_P
JX1_SE_IO_0_P
FMC1-LA31_P
JX1_SE_IO_2_P
FMC1-LA30_P
JX1_SE_IO_4_P
FMC1-LA33_P
JX1_SE_IO_6_P
FMC1-LA32_P
JX1_SE_IO_8_P
SDA_0_VT
JX1_SE_IO_10_P
FMC_TRST_L
JX1_SE_IO_12_P
SW0
JX1_SE_IO_14_P
SW2
JX1_SE_IO_16_P
FMC_VADJ
JX1_VCCIO_SE
SW4
JX1_SE_IO_18_P
SW6
JX1_SE_IO_20_P
LED0
JX1_SE_IO_22_P
LED2
JX1_SE_IO_24_P
LED4
JX1_SE_IO_26_P
CDCE_SDA_VT
JX1_SE_IO_28_P
UART_RX_VT
JX1_SE_IO_30_P
PCIe_PERST#_VT JX1_SE_IO_32_P
CDCE_Y1_OUT
JX1_SE_CLKIN
GND
GND
FMC1-DP0-M2C_p JX1_MGTRX0_P
FMC1-DP0-M2C_n JX1_MGTRX0_N
GND
GND
SFP0-RX_p
JX1_MGTRX1_P
SFP0-RX_n
JX1_MGTRX1_N
GND
GND
NC
JX1_MGTRX2_P
JX1
7Z045
7Z045
JX1
Pin #
Pin #
Pin #
Pin #
1
P10
Y10
2
3
AF18
AF17
4
5
AH18
AJ18
6
7
AG17
AG16
8
9
AE12
AF12
10
11
AE16
AE15
12
13
AE13
AF13
14
15
AE18
AE17
16
17
AG12
AH12
18
19
AF15
AG15
20
21
-
-
22
23
AJ16
AK16
24
25
AK13
AK12
26
27
AH14
AH13
28
29
AD16
AD15
30
31
AD14
AD13
32
33
AJ15
AK15
34
35
AJ14
AJ13
36
37
AC14
AA9
38
39
AF14
-
40
41
-
-
42
43
AH10
AK10
44
45
AH9
AK9
46
47
-
-
48
49
AJ8
AK6
50
51
AJ17
AK5
52
53
-
-
54
55
AG8
AJ4
56
Page 29
I/O Connector
BB2 Connector
Signal Name
Signal Name
MMP_JTAG_TDO
MMP_TDO
JX1_SE_IO_0_N
FMC1-LA29_N
JX1_SE_IO_2_N
FMC1-LA31_N
JX1_SE_IO_4_N
FMC1-LA30_N
JX1_SE_IO_6_N
FMC1-LA33_N
JX1_SE_IO_8_N
FMC1-LA32_N
JX1_SE_IO_10_N
SCL_0
JX1_SE_IO_12_N
FMC1-PRSNT-M2C_L_VT
JX1_SE_IO_14_N
SW1
JX1_SE_IO_16_N
SW3
JX1_VCCIO_SE
FMC_VADJ
JX1_SE_IO_18_N
SW5
JX1_SE_IO_20_N
SW7
JX1_SE_IO_22_N
LED1
JX1_SE_IO_24_N
LED3
JX1_SE_IO_26_N
DP_HPD
JX1_SE_IO_28_N
CDCE_SCL
JX1_SE_IO_30_N
UART_TX
MMP_CONF_DONE FPGA_DONE
JX1_VREF_SE
NC
GND
GND
JX1_MGTTX0_P
FMC1-DP0-C2M_p
JX1_MGTTX0_N
FMC1-DP0-C2M_n
GND
GND
JX1_MGTTX1_P
SFP0-TX_p
JX1_MGTTX1_N
SFP0-TX_n
GND
GND
JX1_MGTTX2_P
DP_ML_L0_P
Need help?
Do you have a question about the Xilinx Zynq 7Z045 and is the answer not in the manual?