Qspi Flash Interface; Table 7 - Parallel Flash Pin Assignments - Avnet Xilinx Zynq 7Z045 Manual

Mini-module plus
Table of Contents

Advertisement

The following table contains the ZYNQ PL pin number assignments for the Flash interface.
Net Name
PFLASH_A1
PFLASH_A2
PFLASH_A3
PFLASH_A4
PFLASH_A5
PFLASH_A6
PFLASH_A7
PFLASH_A8
PFLASH_A9
PFLASH_A10
PFLASH_A11
PFLASH_A12
PFLASH_A13
PFLASH_A14
PFLASH_A15
PFLASH_A16
PFLASH_A17
PFLASH_A18
PFLASH_A19
PFLASH_A20
PFLASH_A21
PFLASH_A22
PFLASH_A23
PFLASH_A24
PFLASH_A25
PFLASH_A26
PFLASH_A27
2.3.3

QSPI Flash Interface

The Zynq 7Z045 Mini-Module Plus Development Board utilizes two on-board Spansion multi-
bit (x4) SPI flash devices, part number S25FL128SAGMFIR0, to configure the Zynq PL quickly
using the QSPI configuration mode. The QSPI devices are connected to bank 500 of the 7Z045.
For PCI Express applications the QSPI interface must be used to configure the 7Z045 to insure
meeting the 200 ms PCI Express configuration time requirement.
7Z045 Pin #
A9
D10
D6
F7
F8
A10
G11
B9
D11
F10
F9
E11
A8
C7
D8
E8
E10
A7
C9
C6
D9
B7
M10
K8
B6
C8
M12
Table 7 – Parallel Flash Pin Assignments
Page 19
Net Name
7Z045 Pin #
PFLASH_D0
L12
PFLASH_D1
H12
PFLASH_D2
L10
PFLASH_D3
K12
PFLASH_D4
J11
PFLASH_D5
K10
PFLASH_D6
J10
PFLASH_D7
K7
PFLASH_D8
G10
PFLASH_D9
H11
PFLASH_D10
L9
PFLASH_D11
L8
PFLASH_D12
H7
PFLASH_D13
L7
PFLASH_D14
J8
PFLASH_D15
G9
PFLASH_CE#
B10
PFLASH_WE#
J9
PFLASH_OE#
H8
PFLASH_RST#
E7
PFLASH_ADV#
G7
PFLASH_WAIT
H9
PFLASH_CLK
K11

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Xilinx Zynq 7Z045 and is the answer not in the manual?

Table of Contents