14.5.2 GPCRC_EN - CRC Enable
Offset
0x004
Reset
Access
Name
Bit
Name
31:1
Reserved
0
EN
The ENABLE bit enables the module. Software should write to CONFIG type registers before setting the ENABLE bit.
Software should write to SYNC type registers only after setting the ENABLE bit.
Value
0
1
silabs.com | Building a more connected world.
Bit Position
Reset
Access
Description
To ensure compatibility with future devices, always write bits to 0. More information in
ventions
0x0
RW
CRC Enable
Mode
Description
DISABLE
Disable CRC function. Reordering functions are still available.
Only BITREVERSE and BYTEREVERSE bits are configurable
in this mode.
ENABLE
Writes to INPUTDATA registers will result in CRC operations.
GPCRC - General Purpose Cyclic Redundancy Check
Reference Manual
1.2 Con-
Rev. 0.4 | 355
Need help?
Do you have a question about the EFR32xG21 Wireless Gecko and is the answer not in the manual?
Questions and answers